DRV8303_15 Datasheet, PDF (6/37 Pages) Texas Instruments – Three Phase Gate Driver

DRV8303
SLOS846B – SEPTEMBER 2013 – REVISED NOVEMBER 2015
6.3 Recommended Operating Conditions
Over operating free-air temperature range (unless otherwise noted).
V_PVDD
I_{DIN_EN}
I_{DIN_DIS}
C_{O_OPA}
R_DTC
I_FAULT
I_OCTW
V_REF
f_gate
I_gate
T_A
DC supply voltage PVDD for normal operation Relative to PGND
Input current of digital pins when EN_GATE is high
Input current of digital pins when EN_GATE is low
Maximum output capacitance on outputs of shunt amplifier
Dead time control resistor range. Time range is 50ns (-GND) to 500 ns (150 kΩ) with a
linear approximation.
nFAULT pin sink current. Open drain
V = 0.4 V
nOCTW pin sink current. Open drain
V = 0.4 V
External voltage reference voltage for current shunt amplifiers
Operating switching frequency of gate driver
Qg(TOT) = 25 nC or total 30-mA gate
drive average current
Total average gate drive current
Ambient temperature
www.ti.com
MIN NOM MAX
6
60
100
1
20
0
150
2
2
2
6
200
30
–40
125
UNIT
V
µA
µA
pF
kΩ
mA
mA
V
kHz
mA
°C
6.4 Thermal Information
THERMAL METRIC⁽¹⁾
DRV8303
DCA (TSSOP)
UNIT
48 PINS
R_θJA
R_θJC(top)
R_θJB
ψ_JT
ψ_JB
R_θJC(bot)
Junction-to-ambient thermal resistance
Junction-to-case (top) thermal resistance
Junction-to-board thermal resistance
Junction-to-top characterization parameter
Junction-to-board characterization parameter
Junction-to-case (bottom) thermal resistance
30.3
°C/W
33.5
°C/W
17.5
°C/W
0.9
°C/W
7.2
°C/W
0.9
°C/W
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.
6.5 Electrical Characteristics
PVDD = 6 V to 60 V, T_C = 25°C, unless specified under test condition
PARAMETER
TEST CONDITIONS
MIN TYP MAX UNIT
INPUT PINS: INH_X, INL_X, SCS, SDI, SCLK, EN_GATE, DC_CAL
V_IH
High input threshold
V_IL
Low input threshold
RPULL_DOWN – INTERNAL PULLDOWN RESISTOR FOR GATE DRIVER INPUTS
2
V
0.8 V
R_{EN_GATE}
R_{INH_X}
Internal pulldown resistor for EN_GATE
Internal pulldown resistor for high side
PWMs (INH_A, INH_B, and INH_C)
EN_GATE high
100
kΩ
100
kΩ
R_{INH_X}
Internal pulldown resistor for low side PWMs
(INL_A, INL_B, and INL_C)
EN_GATE high
100
kΩ
R_SCS
Internal pulldown resistor for nSCS
R_SDI
Internal pulldown resistor for SDI
R_{DC_CAL}
Internal pulldown resistor for DC_CAL
R_SCLK
Internal pulldown resistor for SCLK
OUTPUT PINS: nFAULT AND nOCTW
EN_GATE high
EN_GATE high
EN_GATE high
EN_GATE high
100
kΩ
100
kΩ
100
kΩ
100
kΩ
V_OL
Low-output threshold
V_OH
High-output threshold
I_O = 2 mA
External 47-kΩ pullup resistor connected
to 3-5.5 V
2.4
0.4 V
V
6
Submit Documentation Feedback
Product Folder Links: DRV8303
Copyright © 2013–2015, Texas Instruments Incorporated