DRV8303_15 Datasheet, PDF (21/37 Pages) Texas Instruments – Three Phase Gate Driver

www.ti.com
DRV8303
SLOS846B – SEPTEMBER 2013 – REVISED NOVEMBER 2015
Table 11. Control Register 2 for Current Shunt Amplifiers and Misc Control (Address: 0x03)⁽¹⁾
ADDRESS
0x03
NAME
OCTW_MODE
GAIN
DC_CAL_CH1
DC_CAL_CH2
OC_TOFF
Reserved
DESCRIPTION
D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
Report both OT and OC at nOCTW pin
0 ⁽¹⁾
0 ⁽¹⁾
Report OT only
0
1
Report OC only
1
0
Report OC only (reserved)
1
1
Gain of shunt amplifier: 10 V/V
0 ⁽¹⁾
0 ⁽¹⁾
Gain of shunt amplifier: 20 V/V
0
1
Gain of shunt amplifier: 40 V/V
1
0
Gain of shunt amplifier: 80 V/V
1
1
Shunt amplifier 1 connects to load through input pins
0 ⁽¹⁾
Shunt amplifier 1 shorts input pins and disconnects from load
for external calibration
1
Shunt amplifier 2 connects to load through input pins
0 ⁽¹⁾
Shunt amplifier 2 shorts input pins and disconnects from load
for external calibration
1
Cycle by cycle
0 ⁽¹⁾
Off-time control
1
(1) Default value
7.6.3.3 Overcurrent Adjustment
Table 12. OC_ADJ_SET Table
Control Bit (D6–D10) (0xH)
Vds (V)
Control Bit (D6–D10) (0xH)
Vds (V)
Control Bit (D6–D10) (0xH)
Vds (V)
Code Number (0xH)
Vds (V)
0
0.060
8
0.155
16
0.403
24
1.043
1
0.068
9
0.175
17
0.454
25
1.175
2
0.076
10
0.197
18
0.511
26
1.324
3
0.086
11
0.222
19
0.576
27
1.491
4
0.097
12
0.250
20
0.648
28
1.679 ⁽¹⁾
5
0.109
13
0.282
21
0.730
29
1.892 ⁽¹⁾
(1) Do not use settings 28, 29, 30, 31 for V_DS sensing if the IC is expected to operate in the 6-V to 8-V range.
6
0.123
14
0.317
22
0.822
30
2.131 ⁽¹⁾
7
0.138
15
0.358
23
0.926
31
2.400 ⁽¹⁾
Copyright © 2013–2015, Texas Instruments Incorporated
Product Folder Links: DRV8303
Submit Documentation Feedback
21