|
DS90UB928Q-Q1 Datasheet, PDF (61/69 Pages) Texas Instruments – 5 MHz to 85 MHz 24-bit Color FPD-Link III to FPD-Link Deserializer With Bidirectional Control Channel | |||
|
◁ |
www.ti.com
DS90UB928Q-Q1
SNLS417C â MARCH 2013 â REVISED JULY 2016
11.1.1 CML Interconnect Guidelines
See Application Note 1108 Channel-Link PCB and Interconnect Design-In Guidelines SNLA008 and
Application Note 905 Transmission Line RAPIDESIGNER Operation and Applications Guide SNLA035 for
full details.
⢠Use 100 Ω coupled differential pairs
⢠Use the S/2S/3S rule in spacings
â â S = space between the pair
â â 2S = space between pairs
â â 3S = space to LVCMOS signal
⢠Minimize the number of Vias
⢠Use differential connectors when operating above 500 Mbps line speed
⢠Maintain balance of the traces
⢠Minimize skew within the pair
⢠Terminate as close to the TX outputs and RX inputs as possible
Additional general guidance can be found in the LVDS Ownerâs Manual (SNLA187).
11.2 Layout Example
High-Speed Traces
AC Capacitors
Length-Matched
OpenLDI Traces
Figure 46. DS90UB928Q-Q1 Deserializer Example Layout
Copyright © 2013â2016, Texas Instruments Incorporated
Product Folder Links: DS90UB928Q-Q1
Submit Documentation Feedback
61
|
▷ |