English
Language : 

DS90UH926Q Datasheet, PDF (44/57 Pages) Texas Instruments – 720p 24-bit Color FPD-Link III Deserializer with HDCP
DS90UH926Q
ADD
(dec)
101
ADD Register
(hex) Name
Bit(s)
0x65 Pattern
7:5
Generator
4
Configuration
3
2
1
0
102 0x66 Pattern
7:0
Generator
Indirect
Address
103 0x67 Pattern
7:0
Generator
Indirect Data
128 0x80 RX_BKSV0 7:0
129 0x81 RX_BKSV1 7:0
130 0x82 RX_BKSV2 7:0
131 0x83 RX_BKSV3 7:0
132 0x84 RX_BKSV4 7:0
144 0x90 TX_KSV0
7:0
145 0x91 TX_KSV1
7:0
146 0x92 TX_KSV2
7:0
147 0x93 TX_KSV3
7:0
148 0x94 TX_KSV4
7:0
Register
Type
RW
RW
RW
RW
RW
RW
RW
R
R
R
R
R
R
R
R
R
R
Default Function Descriptions
(hex)
0x00
Reserved
Pattern
Generator
18 Bits
18-bit Mode Select
1: Enable 18-bit color pattern generation. Scaled
patterns will have 64 levels of brightness and the R, G,
and B outputs use the six most significant color bits.
0: Enable 24-bit pattern generation. Scaled patterns
use 256 levels of brightness.
Pattern
Generator
External
Clock
Select External Clock Source
1: Selects the external pixel clock when using internal
timing.
0: Selects the internal divided clock when using internal
timing
This bit has no effect in external timing mode
(PATGEN_TSEL = 0).
Pattern
Generator
Timing
Select
Timing Select Control
1: The Pattern Generator creates its own video timing
as configured in the Pattern Generator Total Frame
Size, Active Frame Size. Horizontal Sync Width,
Vertical Sync Width, Horizontal Back Porch, Vertical
Back Porch, and Sync Configuration registers.
0: the Pattern Generator uses external video timing
from the pixel clock, Data Enable, Horizontal Sync, and
Vertical Sync signals.
Pattern
Enable Inverted Color Patterns
Generator 1: Invert the color output.
Color Invert 0: Do not invert the color output.
Pattern
Generator
Auto-Scroll
Enable
Auto-Scroll Enable:
1: The Pattern Generator will automatically move to the
next enabled pattern after the number of frames
specified in the Pattern Generator Frame Time (PGFT)
register.
0: The Pattern Generator retains the current pattern.
0x00 Indirect
Address
This 8-bit field sets the indirect address for accesses to
indirectly-mapped registers. It should be written prior to
reading or writing the Pattern Generator Indirect Data
register.
See AN-2198
0x00 Indirect
Data
When writing to indirect registers, this register contains
the data to be written. When reading from indirect
registers, this register contains the read back value.
See AN-2198
0x00 RX BKSV0 BKSV0: Value of byte 0 of the Deserializer KSV
0x00 RX BKSV1 BKSV1: Value of byte 1 of the Deserializer KSV
0x00 RX BKSV2 BKSV2: Value of byte 2 of the Deserializer KSV
0x00 RX BKSV3 BKSV3: Value of byte 3of the Deserializer KSV.
0x00 RX BKSV4 BKSV4: Value of byte 4of the Deserializer KSV.
0x00 TX KSV0 KSV0: Value of byte 0 of the Serializer KSV.
0x00 TX KSV1 KSV1: Value of byte 1 of the Serializer KSV.
0x00 TX KSV2 KSV2: Value of byte 2 of the Serializer KSV.
0x00 TX KSV3 KSV3: Value of byte 3 of the Serializer KSV.
0x00 TX KSV4 KSV4: Value of byte 4 of the Serializer KSV.
44
Copyright © 1999-2012, Texas Instruments Incorporated