English
Language : 

DS90UH926Q Datasheet, PDF (19/57 Pages) Texas Instruments – 720p 24-bit Color FPD-Link III Deserializer with HDCP
DS90UH926Q
CONFIGURATION SELECT (MODE_SEL)
Configuration of the device may be done via the MODE_SEL input pin, or via the configuration register bit. A pull-up resistor and
a pull-down resistor of suggested values may be used to set the voltage ratio of the MODE_SEL input (VR4) and VDD33 to select
one of the other 10 possible selected modes. See Figure 13 and Table 4.
30136441
FIGURE 13. MODE_SEL Connection Diagram
TABLE 4. Configuration Select (MODE_SEL)
# Ideal Ratio
VR4/VDD33
Ideal VR4
(V)
Suggested
Resistor R3
kΩ (1% tol)
Suggested
Resistor R4
kΩ (1% tol)
LFMODE
Repeater
Backward
Compatible
I2S Channel
B
(18–bit
Mode)
1
0
0
Open
40.2 or Any
L
L
L
L
2
0.121
0.399
294
40.2
L
L
L
H
3
0.152
0.502
280
49.9
L
H
L
L
4
0.242
0.799
240
76.8
L
H
L
H
5
0.311
1.026
226
102
H
L
L
L
6
0.402
1.327
196
130
H
L
L
H
7
0.492
1.624
169
165
H
H
L
L
8
0.583
1.924
137
191
H
H
L
H
9
0.629
2.076
124
210
L
L
H
L
LFMODE:
L = frequency range is 15 – 85 MHz (Default)
H = frequency range is 5 – <15 MHz
Repeater:
L = Repeater mode is OFF (Default)
H = Repeater mode is ON
Backward Compatible:
L = Backward Compatible mode is OFF (Default)
H = Backward Compatible mode is ON; SER = DS90UR905Q or DS90UR907Q
– frequency range = 15 - 65MHz, set LFMODE = L
I2S Channel B:
L = I2S Channel B mode is OFF, Normal 24-bit RGB Mode (Default)
H = I2S Channel B mode is ON, 18-bit RGB Mode with I2S_DB Enabled. Note: use of GPIO(s) on unused inputs must be
enabled by register.
Copyright © 1999-2012, Texas Instruments Incorporated
19