English
Language : 

DS92LV0411_14 Datasheet, PDF (42/53 Pages) Texas Instruments – 5 - 50 MHz Channel Link II Serializer/Deserializer with LVDS Parallel Interface
DS92LV0411, DS92LV0412
SNLS331B – MAY 2010 – REVISED APRIL 2013
www.ti.com
POWER UP REQUIREMENTS AND PDB PIN
The VDD (VDDn and VDDIO) supply ramp should be faster than 1.5 ms with a monotonic rise. If slower then 1.5 ms
then a capacitor on the PDB pin is needed to ensure PDB arrives after all the VDD have settled to the
recommended operating voltage. When PDB pin is pulled to VDDIO, it is recommended to use a 10 kΩ pull-up and
a 22 uF cap to GND to delay the PDB input signal.
TRANSMISSION MEDIA
The DS92LV0411 / DS92LV0412 and their companion deserializer/serializer chipset is intended to be used in a
point-to-point configuration, through a PCB trace, twisted pair or coaxial cables. The DS92LV0411 requires
external parallel LVDS termination, but provides internal serial lane terminations to provide a clean signaling
environment. The interconnect for LVDS should present a differential impedance of 100 Ohms. The interconnect
for the Channel Link II interface should present a differential impedance of 100 Ohms or when configured for
coaxial cables the interconnect should present an impedance of 50 Ohms. Use cables and connectors that have
matched impedance to minimize impedance discontinuities. Shielded or un-shielded cables may be used
depending upon the noise environment and application requirements.
LIVE LINK INSERTION
The serializer and deserializer devices support live link or cable hot plug applications. The automatic receiver
lock to random data “plug & go” hot insertion capability allows the DS92LV0412 to attain lock to the active data
stream during a live cable insertion event.
ALTERNATE COLOR / DATA MAPPING
Color Mapped data Pin names are provided to specify a recommended mapping for 24-bit and 18-bit
Applications. When connecting to earlier generations of Channel Link II deserializer devices, a color mapping
review is recommended to ensure the correct connectivity is obtained. Table 15 provides examples for interfacing
between DS92LV0411 and different deserializers.
42
Submit Documentation Feedback
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS92LV0411 DS92LV0412