TL16C752D Datasheet, PDF (28/56 Pages) Texas Instruments – TL16C752D Dual UART With 64-Byte FIFO

TL16C752D
SLLSEN8B – SEPTEMBER 2015 – REVISED MARCH 2016
www.ti.com
8.5 Register Maps
8.5.1 Principals of Operation
Each register is selected using address lines A[0], A[1], A[2], and in some cases, bits from other registers. The
programming combinations for register selection are shown in Figure 26.
Accessible only when LCR[7] = 1
Accessible only when LCR[7:5] = 100
Accessible only when LCR = 1011 1111 (0xBF)
Accessible only when EFR[4] = 1 and MCR[6] = 1
Accessible when any CS A-B = 0, MCR[2] = 1 and loopback MCR[4] = 0 is disabled
NOTE: MCR[7:5], FCR[5:4], and IER[7:4] can only be modified when EFR[4] is set.
Figure 26. Register Map – Read and Write Properties
Table 7 lists and describes the TL16C752D internal registers.
28
Submit Documentation Feedback
Product Folder Links: TL16C752D
Copyright © 2015–2016, Texas Instruments Incorporated