DRV2604L Datasheet, PDF (25/73 Pages) Texas Instruments – DRV2604L 2- to 5.2-V Haptic Driver for LRA and ERM with Internal Memory and Smart-Loop Architecture

www.ti.com
Programming (continued)
DRV2604L
SLOS866D – MAY 2014 – REVISED JUNE 2015
7-bit slave address
R/W A
8-bit register address (N)
A
8-bit register data for address
(N)
A
8-bit register data for address
(N)
A
b7 b6 b5 b4 b3 b2 b1 b0
b7 b6 b5 b4 b3 b2 b1 b0
b7 b6 b5 b4 b3 b2 b1 b0
b7 b6 b5 b4 b3 b2 b1 b0
Start
Stop
Figure 19. Typical I²C Sequence
The DRV2604L device operates as an I²C-slave 1.8-V logic thresholds, but can operate up to the V_DD voltage.
The device address is 0x5A (7-bit), or 1011010 in binary which is equivalent to 0xB4 (8-bit) for writing and 0xB5
(8-bit) for reading.
Copyright © 2014–2015, Texas Instruments Incorporated
Product Folder Links: DRV2604L
Submit Documentation Feedback
25