DS90C124_13 Datasheet, PDF (22/31 Pages) Texas Instruments – 5-MHz to 35-MHz DC-Balanced 24-Bit FPD-Link II Serializer and Deserializer

DS90C124, DS90C241
SNLS209L – NOVEMBER 2005 – REVISED APRIL 2013
www.ti.com
LVCMOS
Parallel
Interface
GPO
3.3V
TPWDNB = System GPO
DEN = High (ON)
TRFB = High (Rising edge)
VODSEL = Low (400mV)
PRE = Rpre
RESRVD = Low
DCAOFF = Low
R2
DCBOFF = Low
DS90C241 (SER)
DIN0
DIN1
DIN2
DIN3
DIN4
DIN5
DIN6
DIN7
VDDDR
VDDPT0
VDDPT1
DIN8
DIN9
DIN10
DIN11
DIN12
DIN13
DIN14
DIN15
VDDIT
VDDL
VDDT
DIN16
DIN17
DIN18
DIN19
DIN20
DIN21
DIN22
DIN23
DOUT+
TCLK
TPWDNB
DEN
TRFB
DCAOFF
DCBOFF
VODSEL
PRE
RESRVD
DOUT-
VSSDR
VSSPT0
VSSPT1
VSST
VSSL
VSSIT
VSS
3.3V
C1
C4
C2
C5
C3
C6
C7
R1
C8
Serial
LVDS
Interface
C1 to C3 = 0.1 PF
C4 to C6 = 0.01 PF
C7 = 100 nF; 50WVDC, NPO or X7R
C8 = 100 nF; 50WVDC, NPO or X7R
R1 = 100:
R2 = Open (OFF) or Rpre t 3 k: (ON) (cable specific)
Figure 21. DS90C241 Tyical Application Connection
22
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: DS90C124 DS90C241