DS90UR910Q_14 Datasheet, PDF (16/31 Pages) Texas Instruments – 10 - 75 MHz 24-bit Color FPD-Link II to CSI-2 Converter

DS90UR910Q
SNLS414C – JUNE 2012 – REVISED MAY 2013
www.ti.com
Note this function cannot be seen at the RIN+/- input but can be observed at the serial test port (CMLOUT+/-)
enabled via the Serial Bus control registers. The equalization feature may be controlled by the external pin or by
register.
EQ3
0
0
0
1
1
1
1
0
(1) Default Setting is EQ = Off
Table 2. Receiver Equalization Configuration
INPUTS EQ[3:1]
EQ2
0
1
1
0
0
1
1
0
EQ1
1
0
1
0
1
0
1
0
EQ Boost
~3 dB
~4.5 dB
~6 dB
~7.5 dB
~9 dB
~10.5 dB
~12 dB
See ⁽¹⁾
CSI-2 INTERFACE
The DS90UR910Q (in default mode) takes the RGB data bits R[7:0], G[7:0] and B[7:0] defined in the 24-bit
serializer pinout and directly maps to the RGB888 color space in the data frame. The DS90UR910Q follows the
General Frame Format as described in Figure 49 of the CSI-2 standard (repeated here in Figure 10). Upon the
end of the vertical sync pulse (VS), the DS90UR910Q generates the Frame End and Frame Start
synchronization packets within the vertical blanking period. The timing of the Frame Start will not reflect the
timing of the VS signal.
Upon the rising edge of the DE signal, each active line is output in a long data packet with the RGB888 data
format. At the end of each packet, the data lanes DATA0± and DATA1± return to the LP-11 state, while the clock
lane CLK± continue outputting the high speed clock.
16
Submit Documentation Feedback
Copyright © 2012–2013, Texas Instruments Incorporated
Product Folder Links: DS90UR910Q