GC1115 Datasheet, PDF (51/80 Pages) Texas Instruments – Crest Factor Reduction Processor

www.ti.com
GC1115
SLWS144 – FEBRUARY 2005
RESOURCE_CNT2 0x38 (56) Type: Read/Write Value at RESET: 0x0000
The RESOURCE_CNT2 register specifies how many canceler RAMs are associated with PDC Stage 2.
RESOURCE_CNT2 contains a value between 0 and 8. The sum of canceler RAMs in RESOURCE_CNT1,
RESOURCE_CNT2, RESOURCE_CNT3, and RESOURCE_CNT4 must be 8 or less. Resource allocations
become effective only after a RESOURCE_SYNC event occurs. The RESOURCE_SYNC register selects the
source of the RESOURCE_SYNC event.
BITS
[3:0]
[15:4]
DESCRIPTION
Number of canceler RAMs assigned to PDC Stage 2 (from 0 to 8)
Reserved
DETECT_TSQD2 0x39 (57) Type: Read/Write Value at RESET: 0x0000
The DETECT_TSQD2 register contains the detection threshold-squared value for PDC Stage 2. The detection
threshold-squared value is usually calculated from the average power (0 dB point) of the GC1115 input signal.
Interpolated peaks found by PDC Stage 2 whose magnitude is above DETECT_TSQD2 will be decreased to the
magnitude-squared value specified in GAIN_TSQD2, assuming that PDC Stage 2 has an available canceler.
BITS
[15:0]
DESCRIPTION
Detection threshold-squared value for PDC Stage 2.
GAIN_TSQD2
0x3A (58) Type: Read/Write Value at RESET: 0x0000
The GAIN_TSQD2 register contains the gain threshold-squared value for PDC Stage 2. The gain
threshold-squared value is usually calculated from the average power (0 dB point) of the GC1115 input signal.
Interpolated peaks found by PDC Stage 2 whose magnitude is above DETECT_TSQD2 will be decreased to the
magnitude-squared value specified in GAIN_TSQD2, assuming that PDC Stage 2 has an available canceler.
BITS
[15:0]
DESCRIPTION
Gain threshold-squared value for PDC Stage 2.
CANCEL_DELAY2 0x3B (59) Type: Read/Write Value at RESET: 0x0000
The CANCEL_DELAY2 register contains the PDC Stage 2 cancellation pulse delay, in samples. For real
cancellation pulses, CANCEL_DELAY = (CANCEL_LENGTH – 1) / 2. If minimum-phase cancellation pulses are
used, CANCEL_DELAY < (CANCEL_LENGTH – 1) / 2. The contents of the CANCEL_DELAY2 register are
applied to the GC115 hardware delay block only after a CANCEL_SYNC event occurs.
BITS
[7:0]
[15:8]
DESCRIPTION
Cancel pulse delay for PDC Stage 2 (a value from 5 to 255)
Reserved
51