CC430F5125 Datasheet, PDF (23/118 Pages) Texas Instruments – MSP430 SoC With RF Core

www.ti.com
PIN
P3.6/P3MAP6
P3.7/P3MAP7
ECCN 5E002 TSPA - Technology / Software Publicly Available
CC430F614x
CC430F514x
CC430F512x
SLAS555A – NOVEMBER 2012 – REVISED FEBRUARY 2013
Table 11. Default Mapping (continued)
PxMAPy MNEMONIC
PM_RFGDO1
PM_SMCLK
INPUT PIN FUNCTION
(PxDIR.y = 0)
None
None
OUTPUT PIN FUNCTION
(PxDIR.y = 1)
Radio GDO1
SMCLK output
System Module (SYS)
The SYS module handles many of the system functions within the device. These include power on reset and
power up clear handling, NMI source selection and management, reset interrupt vector generators, boot strap
loader entry mechanisms, as well as, configuration management (device descriptors). It also includes a data
exchange mechanism via JTAG called a JTAG mailbox that can be used in the application.
Table 12. System Module Interrupt Vector Registers
INTERRUPT VECTOR REGISTER
SYSRSTIV, System Reset
ADDRESS
019Eh
SYSSNIV, System NMI
019Ch
SYSUNIV, User NMI
019Ah
INTERRUPT EVENT
No interrupt pending
Brownout (BOR)
RST/NMI (POR)
DoBOR (BOR)
Reserved
Security violation (BOR)
SVSL (POR)
SVSH (POR)
SVML_OVP (POR)
SVMH_OVP (POR)
DoPOR (POR)
WDT timeout (PUC)
WDT password violation (PUC)
KEYV flash password violation (PUC)
Reserved
Peripheral area fetch (PUC)
PMM password violation (PUC)
Reserved
No interrupt pending
SVMLIFG
SVMHIFG
DLYLIFG
DLYHIFG
VMAIFG
JMBINIFG
JMBOUTIFG
VLRLIFG
VLRHIFG
Reserved
No interrupt pending
NMIFG
OFIFG
ACCVIFG
Reserved
VALUE
00h
02h
04h
06h
08h
0Ah
0Ch
0Eh
10h
12h
14h
16h
18h
1Ah
1Ch
1Eh
20h
22h to 3Eh
00h
02h
04h
06h
08h
0Ah
0Ch
0Eh
10h
12h
14h to 1Eh
00h
02h
04h
06h
08h to 1Eh
PRIORITY
Highest
Lowest
Highest
Lowest
Highest
Lowest
Copyright © 2012–2013, Texas Instruments Incorporated
Submit Documentation Feedback
23