RX110_16 Datasheet, PDF (76/108 Pages) Renesas Technology Corp – 32 MHz 32-bit RX MCUs, 50 DMIPS

RX110 Group
5. Electrical Characteristics
Table 5.34 Timing of On-Chip Peripheral Modules (5)
Conditions: 2.7 V ≤ VCC ≤ 3.6 V, 2.7 V ≤ AVCC0 ≤ 3.6 V, VSS = AVSS0 = 0 V, fPCLKB ≤ 32 MHz, T_a = –40 to +105°C
Item
Symbol
Min.
Max.
Unit Test Conditions
Simple I²C
SDA0 input rise time
(Standard mode) _{SDA0 input fall time}
t_Sr
—
t_Sf
—
SDA0 input spike pulse removal time
t_SP
0
Data input setup time
t_SDAS
250
Data input hold time
t_SDAH
0
SCL0, SDA0 capacitive load
C_b
—
Simple I²C
(Fast mode)
SCL0, SDA0 input rise time
SCL0, SDA0 input fall time
t_Sr
—
t_Sf
—
SCL0, SDA0 input spike pulse removal time t_SP
0
Data input setup time
t_SDAS
100
Data input hold time
t_SDAH
0
SCL0, SDA0 capacitive load
C_b
—
1000
300
4 × t_pcyc*¹
—
—
400
300
300
4 × t_pcyc*¹
—
—
400
ns Figure 5.46
ns
ns
ns
ns
pF
ns Figure 5.46
ns
ns
ns
ns
pF
Note: t_Pcyc: PCLK cycle
Note 1. This applies when the SMR.CKS[1:0] bits = 00b and the SNFR.NFCS[2:0] bits = 010b while the SNFR.NFE bit = 1 and the
digital filter is enabled.
PCLK
Port
t_PRW
Figure 5.32 I/O Port Input Timing
PCLK
Output
compare output
Input capture
input
t_TICW
Figure 5.33 MTU2 Input/Output Timing
R01DS0202EJ0120 Rev.1.20
Jul 29, 2016
Page 76 of 108