|
RX110_16 Datasheet, PDF (72/108 Pages) Renesas Technology Corp – 32 MHz 32-bit RX MCUs, 50 DMIPS | |||
|
◁ |
RX110 Group
5. Electrical Characteristics
5.3.5
Timing of On-Chip Peripheral Modules
Table 5.30 Timing of On-Chip Peripheral Modules (1)
Conditions: 1.8 V ⤠VCC ⤠3.6 V, 1.8 V ⤠AVCC0 ⤠3.6 V, VSS = AVSS0 = 0 V, Ta = â40 to +105°C
Item
Symbol
Min.
Max.
I/O ports Input data pulse width
tPRW
1.5
â
MTU2
Input capture input pulse width
Single-edge setting
tTICW
1.5
â
Both-edge setting
2.5
â
Timer clock pulse width
Single-edge setting
tTCKWH,
1.5
â
Both-edge setting
tTCKWL
2.5
â
Phase counting mode
2.5
â
SCI
Input clock cycle
Asynchronous
tScyc
4
â
Clock synchronous
6
â
Input clock pulse width
Input clock rise time
Input clock fall time
Output clock cycle
tSCKW
0.4
0.6
tSCKr
â
20
tSCKf
â
20
Asynchronous
tScyc
16
â
Clock synchronous
4
â
Output clock pulse width
Output clock rise time
Output clock fall time
Transmit data delay time
(master)
Transmit data delay time
(slave)
Clock synchronous
Clock
2.7 V or above
synchronous 1.8 V or above
tSCKW
0.4
0.6
tSCKr
â
20
tSCKf
â
20
tTXD
â
40
â
65
â
100
Receive data setup time Clock
2.7 V or above
(master)
synchronous 1.8 V or above
tRXS
65
â
90
â
Receive data setup time Clock synchronous
(slave)
40
â
Receive data hold time Clock synchronous
tRXH
40
â
A/D
Trigger input pulse width
converter
CAC
CACREF input pulse width
tPcyc ⤠tcac*2
tTRGW
1.5
â
tCACREF 4.5 tcac + 3 tPcyc
â
tPcyc > tcac*2
5 tcac + 6.5 tPcyc
CLKOUT CLKOUT pin output cycle*4
VCC = 2.7 V or above
tCcyc
125
â
VCC = 1.8 V or above
250
CLKOUT pin high pulse width*3
VCC = 2.7 V or above
tCH
35
â
VCC = 1.8 V or above
70
CLKOUT pin low pulse width*3
VCC = 2.7 V or above
tCL
VCC = 1.8 V or above
35
â
70
CLKOUT pin output rise time
VCC = 2.7 V or above
tCr
VCC = 1.8 V or above
â
15
30
CLKOUT pin output fall time
VCC = 2.7 V or above
tCf
VCC = 1.8 V or above
â
15
30
Unit*1
Test
Conditions
tPcyc Figure 5.32
tPcyc Figure 5.33
tPcyc Figure 5.34
tPcyc Figure 5.35
tScyc
ns
ns
tPcyc Figure 5.36
C = 30 pF
tScyc
ns
ns
ns
ns
ns
ns
ns
ns
ns
tPcyc Figure 5.37
ns
ns
ns
ns
ns
ns
Note 1. tPcyc: PCLK cycle
Note 2. tcac: CAC count clock source cycle
Note 3. When the LOCO is selected as the clock output source (CKOCR.CKOSEL[2:0] bits = 000b), set the clock output division ratio
selection to divided by 2 (CKOCR.CKODIV[2:0] bits = 001b).
Note 4. When the XTAL external clock input or an oscillator is used with divided by 1 (CKOCR.CKOSEL[2:0] bits = 010b and
CKOCR.CKODIV[2:0] bits = 000b) to output from CLKOUT, the above should be satisfied with an input duty cycle of 45 to 55%.
R01DS0202EJ0120 Rev.1.20
Jul 29, 2016
Page 72 of 108
|
▷ |