HYB18T512161BF Datasheet, PDF (2/41 Pages) Qimonda AG – 512-Mbit x16 DDR2 SDRAM

Internet Data Sheet
HYB18T512161BF–20/22/25/28/33
512-Mbit Double-Data-Rate-Two SDRAM
HYB18T512161BF
Revision History: 2006-11, Rev. 1.43
Page
Subjects (major changes since last revision)
All
Adapted internet edtion
94-101
added chapter 7 explaining AC timing measurement condition (reference load ; slew rate ; set up & hold timing
references ; derating values for input /command ,data )
82-86
setup & hold timings are changed with reference to Industrial standard definition
All
removed all the occurances of RDQS as it in not used in graphics (x16)
Previous Revision: 2006-09, Rev. 1.32
All
Qimonda Update
Previous Revision: 2006-03, Rev. 1.31
9
added power supply info for [-20 and -22]
86
77 - 80
table 41: change I_DD max to I_DD typ
Corrected AC Timing values for -20 speedsort in table 35 and table 36
Previous Revision: 2006-02, Rev. 1.21
67
table 18: added speed sort -20
71
table 24: added speed sort -20
76
table 33 and table 34: added speed sort -20
77
table 35: change CL=7 2.0 tCK (speed sort -20)
78
table 36: added all values for speed sort -20
86
table 41: added all IDD values (all speed sorts)
We Listen to Your Comments
Any information within this document that you feel is wrong, unclear or missing at all?
Your feedback will help us to continuously improve the quality of this document.
Please send your proposal (including a reference to this document) to:
[e-mail]
qag_techdoc_rev400 / 3.2 QAG / 2006-08-01
2
03292006-L40N-L04G