MT40A256M16GE-062E Datasheet, PDF (258/365 Pages) Micron Technology – 4Gb: x4, x8, x16 DDR4 SDRAM

4Gb: x4, x8, x16 DDR4 SDRAM
Dynamic ODT
Figure 204: Dynamic ODT Overlapped with R_TT(NOM) (CL = 14, CWL = 11, BL = 8, AL = 0, CRC Disabled)
T0
T1
T2
T5
T6
T7
T9
T10
T11
T12
T15
T16
T17
T18
T19
T20
T21
T22
T23
T24
T25
diff_CK
WR
Command
ODT
ODTLcnw
ODTLcwn8
t_{ADC (MAX)}
t_{ADC (MAX)}
t_{ADC (MAX)}
R_TT
R_{TT_NOM}
R_{TT_WR}
R_{TT_NOM}
R_{TT_PARK}
t_{ADC (MIN)}
t_{ADC (MIN)}
DODTLoff = CWL -2
t_{ADC (MIN)}
Note: 1. Behavior with WR command issued while ODT is registered HIGH.
09005aef84af6dd0
4gb_ddr4_dram.pdf - Rev. G 1/17 EN
258
Micron Technology, Inc. reserves the right to change products or specifications without notice.
‹ 2014 Micron Technology, Inc. All rights reserved.