PIC18F2221_1 Datasheet, PDF (396/402 Pages) Microchip Technology – Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology

PIC18F2221/2321/4221/4321 FAMILY
Software Simulator (MPLAB SIM) .................................... 330
Special Event Trigger. See Compare (CCP Mode).
Special Event Trigger. See Compare (ECCP Module).
Special Features of the CPU ............................................ 259
Special Function Registers ................................................ 68
Map ............................................................................ 68
SPI Mode (MSSP)
Associated Registers ............................................... 175
Bus Mode Compatibility ........................................... 175
Effects of a Reset ..................................................... 175
Enabling SPI I/O ...................................................... 171
Master Mode ............................................................ 172
Master/Slave Connection ......................................... 171
Operation ................................................................. 170
Operation in Power-Managed Modes ...................... 175
Serial Clock .............................................................. 167
Serial Data In ........................................................... 167
Serial Data Out ........................................................ 167
Slave Mode .............................................................. 173
Slave Select ............................................................. 167
Slave Select Synchronization .................................. 173
SPI Clock ................................................................. 172
Typical Connection .................................................. 171
SS .................................................................................... 167
SSPOV ............................................................................. 201
SSPOV Status Flag .......................................................... 201
SSPSTAT Register
R/W Bit ............................................................. 181, 183
Stack Full/Underflow Resets .............................................. 62
SUBFSR ........................................................................... 325
SUBFWB .......................................................................... 314
SUBLW ............................................................................ 315
SUBULNK ........................................................................ 325
SUBWF ............................................................................ 315
SUBWFB .......................................................................... 316
SWAPF ............................................................................ 316
T
Table Reads/Table Writes .................................................. 62
TBLRD ............................................................................. 317
TBLWT ............................................................................. 318
Time-out in Various Situations (table) ................................ 51
Timer0 .............................................................................. 129
Associated Registers ............................................... 131
Operation ................................................................. 130
Overflow Interrupt .................................................... 131
Prescaler .................................................................. 131
Prescaler Assignment (PSA Bit) .............................. 131
Prescaler Select (T0PS2:T0PS0 Bits) ..................... 131
Prescaler. See Prescaler, Timer0.
Reads and Writes in 16-Bit Mode ............................ 130
Source Edge Select (T0SE Bit) ................................ 130
Source Select (T0CS Bit) ......................................... 130
Switching Prescaler Assignment .............................. 131
Timer1 .............................................................................. 133
16-Bit Read/Write Mode ........................................... 135
Associated Registers ............................................... 137
Interrupt .................................................................... 136
Operation ................................................................. 134
Oscillator .......................................................... 133, 135
Layout Considerations ..................................... 136
Low-Power Option ........................................... 135
Overflow Interrupt .................................................... 133
Resetting, Using the CCP Special Event Trigger ..... 136
Special Event Trigger (ECCP) ................................. 154
TMR1H Register ...................................................... 133
DS39689F-page 396
TMR1L Register ....................................................... 133
Use as a Real-Time Clock ....................................... 136
Timer2 .............................................................................. 139
Associated Registers ............................................... 140
Interrupt ................................................................... 140
Operation ................................................................. 139
Output ...................................................................... 140
PR2 Register ................................................... 150, 155
TMR2 to PR2 Match Interrupt .................................. 155
TMR2-to-PR2 Match Interrupt ................................. 150
Timer3 .............................................................................. 141
16-Bit Read/Write Mode .......................................... 143
Associated Registers ............................................... 143
Operation ................................................................. 142
Oscillator .......................................................... 141, 143
Overflow Interrupt ............................................ 141, 143
Special Event Trigger (CCP) ................................... 143
TMR3H Register ...................................................... 141
TMR3L Register ....................................................... 141
Timing Diagrams
A/D Conversion ........................................................ 371
Acknowledge Sequence .......................................... 204
Asynchronous Reception ......................................... 225
Asynchronous Transmission .................................... 222
Asynchronous Transmission (Back to Back) ........... 222
Automatic Baud Rate Calculation ............................ 220
Auto-Wake-up Bit (WUE) During
Normal Operation ............................................ 226
Auto-Wake-up Bit (WUE) During Sleep ................... 226
Baud Rate Generator with Clock Arbitration ............ 198
BRG Overflow Sequence ......................................... 220
BRG Reset Due to SDA Arbitration During
Start Condition ................................................. 207
Brown-out Reset (BOR) ........................................... 357
Bus Collision During a Repeated Start
Condition (Case 1) ........................................... 208
Bus Collision During a Repeated Start
Condition (Case 2) ........................................... 208
Bus Collision During a Start Condition
(SCL = 0) ......................................................... 207
Bus Collision During a Stop Condition (Case 1) ...... 209
Bus Collision During a Stop Condition (Case 2) ...... 209
Bus Collision During Start Condition
(SDA Only) ...................................................... 206
Bus Collision for Transmit and Acknowledge .......... 205
Capture/Compare/PWM (All CCP Modules) ............ 359
CLKO and I/O .......................................................... 356
Clock Synchronization ............................................. 191
Clock/Instruction Cycle .............................................. 63
EUSART Synchronous Receive (Master/Slave) ...... 369
EUSART Synchronous Transmission
(Master/Slave) ................................................. 369
Example SPI Master Mode (CKE = 0) ..................... 361
Example SPI Master Mode (CKE = 1) ..................... 362
Example SPI Slave Mode (CKE = 0) ....................... 363
Example SPI Slave Mode (CKE = 1) ....................... 364
External Clock (All Modes Except PLL) ................... 354
Fail-Safe Clock Monitor ........................................... 273
First Start Bit Timing ................................................ 199
Full-Bridge PWM Output .......................................... 159
Half-Bridge PWM Output ......................................... 158
High/Low-Voltage Detect Characteristics ................ 351
High-Voltage Detect Operation (VDIRMAG = 1) ..... 256
I²C Bus Data ............................................................ 365
I²C Bus Start/Stop Bits ............................................ 365
© 2009 Microchip Technology Inc.