English
Language : 

PIC24HJ32GP302_11 Datasheet, PDF (353/368 Pages) Microchip Technology – High-Performance, 16-bit Microcontrollers
PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04
Revision C (May 2009)
This revision includes minor typographical and
formatting changes throughout the data sheet text.
Global changes include:
• Changed all instances of OSCI to OSC1 and
OSCO to OSC2
• Changed all instances of VDDCORE and VDDCORE/
VCAP to VCAP/VDDCORE
The other changes are referenced by their respective
section in the following table.
TABLE A-2: MAJOR SECTION UPDATES
Section Name
Update Description
“High-Performance, 16-bit
Microcontrollers”
Updated all pin diagrams to denote the pin voltage tolerance (see “Pin
Diagrams”).
Section 1.0 “Device Overview”
Section 2.0 “Guidelines for Getting
Started with 16-bit Microcontrollers”
Added Note 2 to the 28-Pin QFN-S and 44-Pin QFN pin diagrams, which
references pin connections to VSS.
Updated AVDD in the PINOUT I/O Descriptions (see Table 1-1).
Added new section to the data sheet that provides guidelines on getting
started with 16-bit Digital Signal Controllers.
Section 3.0 “CPU”
Section 4.0 “Memory Organization”
Added Peripheral Pin Select (PPS) capability column to Pinout I/O
Descriptions (see Table 1-1).
Updated CPU Core Block Diagram with a connection from the DSP
Engine to the Y Data Bus (see Figure 3-1).
Updated Reset value for CORCON in the CPU Core Register Map (see
Table 4-1).
Updated Reset value for IPC15 in the Interrupt Controller Register Map
(see Table 4-4).
Removed the FLTA1IE bit (IEC3) from the Interrupt Controller Register
Map (see Table 4-4).
Updated bit locations for RPINR25 in the Peripheral Pin Select Input
Register Map (see Table 4-19).
Updated the Reset value for CLKDIV in the System Control Register Map
(see Table 4-31).
Section 5.0 “Flash Program Memory” Updated Section 5.3 “Programming Operations” with programming
time formula.
Section 9.0 “Oscillator Configuration” Updated the Oscillator System Diagram and added Note 2 (see
Figure 9-1).
Updated default bit values for DOZE<2:0> and FRCDIV<2:0> in the Clock
Divisor (CLKDIV) Register (see Register 9-2).
Added a paragraph regarding FRC accuracy at the end of Section 9.1.1
“System Clock Sources”.
Added Note 3 to Section 9.2.2 “Oscillator Switching Sequence”.
Added Note 1 to the FRC Oscillator Tuning (OSCTUN) Register (see
Register 9-4).
© 2011 Microchip Technology Inc.
DS70293E-page 353