English
Language : 

PIC24HJ32GP302_11 Datasheet, PDF (273/368 Pages) Microchip Technology – High-Performance, 16-bit Microcontrollers
PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04
TABLE 26-2: INSTRUCTION SET OVERVIEW (CONTINUED)
Base
Instr
#
Assembly
Mnemonic
Assembly Syntax
Description
# of # of Status Flags
Words Cycles Affected
35
INC
36
INC2
37
IOR
38
LNK
39
LSR
40
MOV
41
MUL
42
NEG
INC
INC
INC
INC2
INC2
INC2
IOR
IOR
IOR
IOR
IOR
LNK
LSR
LSR
LSR
LSR
LSR
MOV
MOV
MOV
MOV
MOV.b
MOV
MOV
MOV
MOV.D
MOV.D
MUL.SS
MUL.SU
MUL.US
MUL.UU
f
f,WREG
Ws,Wd
f
f,WREG
Ws,Wd
f
f,WREG
#lit10,Wn
Wb,Ws,Wd
Wb,#lit5,Wd
#lit14
f
f,WREG
Ws,Wd
Wb,Wns,Wnd
Wb,#lit5,Wnd
f,Wn
f
f,WREG
#lit16,Wn
#lit8,Wn
Wn,f
Wso,Wdo
WREG,f
Wns,Wd
Ws,Wnd
Wb,Ws,Wnd
Wb,Ws,Wnd
Wb,Ws,Wnd
Wb,Ws,Wnd
MUL.SU Wb,#lit5,Wnd
MUL.UU Wb,#lit5,Wnd
MUL
f
NEG
f
f=f+1
1
WREG = f + 1
1
Wd = Ws + 1
1
f=f+2
1
WREG = f + 2
1
Wd = Ws + 2
1
f = f .IOR. WREG
1
WREG = f .IOR. WREG
1
Wd = lit10 .IOR. Wd
1
Wd = Wb .IOR. Ws
1
Wd = Wb .IOR. lit5
1
Link Frame Pointer
1
f = Logical Right Shift f
1
WREG = Logical Right Shift f
1
Wd = Logical Right Shift Ws
1
Wnd = Logical Right Shift Wb by Wns
1
Wnd = Logical Right Shift Wb by lit5
1
Move f to Wn
1
Move f to f
1
Move f to WREG
1
Move 16-bit literal to Wn
1
Move 8-bit literal to Wn
1
Move Wn to f
1
Move Ws to Wd
1
Move WREG to f
1
Move Double from W(ns):W(ns + 1) to Wd
1
Move Double from Ws to W(nd + 1):W(nd)
1
{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)
1
{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws) 1
{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws) 1
{Wnd + 1, Wnd} = unsigned(Wb) *
1
unsigned(Ws)
{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5) 1
{Wnd + 1, Wnd} = unsigned(Wb) *
1
unsigned(lit5)
W3:W2 = f * WREG
1
f=f+1
1
1
C,DC,N,OV,Z
1
C,DC,N,OV,Z
1
C,DC,N,OV,Z
1
C,DC,N,OV,Z
1
C,DC,N,OV,Z
1
C,DC,N,OV,Z
1
N,Z
1
N,Z
1
N,Z
1
N,Z
1
N,Z
1
None
1
C,N,OV,Z
1
C,N,OV,Z
1
C,N,OV,Z
1
N,Z
1
N,Z
1
None
1
None
1
N,Z
1
None
1
None
1
None
1
None
1
None
2
None
2
None
1
None
1
None
1
None
1
None
1
None
1
None
1
None
1
C,DC,N,OV,Z
NEG
f,WREG
WREG = f + 1
1
1
C,DC,N,OV,Z
43
NOP
44
POP
NEG
NOP
NOPR
POP
POP
POP.D
Ws,Wd
f
Wdo
Wnd
POP.S
45
PUSH
PUSH
f
PUSH
Wso
PUSH.D Wns
PUSH.S
46
PWRSAV PWRSAV
#lit1
47
RCALL
RCALL Expr
RCALL Wn
Wd = Ws + 1
1
No Operation
1
No Operation
1
Pop f from Top-of-Stack (TOS)
1
Pop from Top-of-Stack (TOS) to Wdo
1
Pop from Top-of-Stack (TOS) to
1
W(nd):W(nd + 1)
Pop Shadow Registers
1
Push f to Top-of-Stack (TOS)
1
Push Wso to Top-of-Stack (TOS)
1
Push W(ns):W(ns + 1) to Top-of-Stack (TOS) 1
Push Shadow Registers
1
Go into Sleep or Idle mode
1
Relative Call
1
Computed Call
1
1
C,DC,N,OV,Z
1
None
1
None
1
None
1
None
2
None
1
All
1
None
1
None
2
None
1
None
1
WDTO,Sleep
2
None
2
None
© 2011 Microchip Technology Inc.
DS70293E-page 273