PIC24FJ64GA004-IPT Datasheet, PDF (30/52 Pages) Microchip Technology – PIC24FJXXXGA0XX Flash Programming Specification

PIC24FJXXXGA0XX
4.5.2 PROGRAMMING VERIFICATION
After code memory is programmed, the contents of
memory can be verified to ensure that programming
was successful. Verification requires code memory to
be read back and compared against the copy held in
the programmer’s buffer.
The READP command can be used to read back all of
the programmed code memory.
Alternatively, you can have the programmer perform
the verification after the entire device is programmed
using a checksum computation.
4.6 Configuration Bits Programming
4.6.1 OVERVIEW
The PIC24FJXXXGA0XX family has Configuration bits
stored in the last two locations of implemented program
memory (see Table 2-2 for locations). These bits can
be set or cleared to select various device configura-
tions. There are three types of Configuration bits:
system operation bits, code-protect bits and unit ID bits.
The system operation bits determine the power-on
settings for system level components, such as
oscillator and Watchdog Timer. The code-protect bits
prevent program memory from being read and written.
The register descriptions for the CW1 and CW2
Configuration registers are shown in Table 4-2.
TABLE 4-2: PIC24FJXXXGA0XX FAMILY CONFIGURATION BITS DESCRIPTION
Bit Field
Register
Description
I2C1SEL⁽¹⁾
CW2<2>
I2C1 Pin Mapping bit
1 = Default location for SCL1/SDA1 pins
0 = Alternate location for SCL1/SDA1 pins
DEBUG
CW1<11>
Background Debug Enable bit
1 = Device will reset in User mode
0 = Device will reset in Debug mode
FCKSM1:FCKSM0
CW2<7:6>
Clock Switching Mode bits
1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled
01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled
00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
FNOSC2:FNOSC0
CW2<10:8>
Initial Oscillator Source Selection bits
111 = Internal Fast RC (FRCDIV) oscillator with postscaler
110 = Reserved
101 = Low-Power RC (LPRC) oscillator
100 = Secondary (SOSC) oscillator
011 = Primary (XTPLL, HSPLL, ECPLL) oscillator with PLL
010 = Primary (XT, HS, EC) oscillator
001 = Internal Fast RC (FRCPLL) oscillator with postscaler and PLL
000 = Fast RC (FRC) oscillator
FWDTEN
CW1<7>
Watchdog Timer Enable bit
1 = Watchdog Timer always enabled (LPRC oscillator cannot be disabled;
clearing the SWDTEN bit in the RCON register will have no effect)
0 = Watchdog Timer enabled/disabled by user software (LPRC can be
disabled by clearing the SWDTEN bit in the RCON register)
GCP
CW1<13>
General Segment Code-Protect bit
1 = User program memory is not code-protected
0 = User program memory is code-protected
GWRP
CW1<12>
General Segment Write-Protect bit
1 = User program memory is not write-protected
0 = User program memory is write-protected
ICS
CW1<8> ICD Communication Channel Select bit
1 = Communicate on PGC2/EMUC2 and PGD2/EMUD2
0 = Communicate on PGC1/EMUC1 and PGD1/EMUD1
Note 1: Available on 28 and 44-pin packages only.
2: Available only on 28 and 44-pin devices with a silicon revision of 3042h or higher.
DS39768D-page 30
© 2008 Microchip Technology Inc.