71M6533 Datasheet, PDF (90/132 Pages) Teridian Semiconductor Corporation – Energy Meter IC

71M6533/G/H and 71M6534/H Data Sheet
LCD_Y
2021[6]
0
L
M26MHZ
M40MHZ
2005[4]
2005[0]
0
0
0
0
MPU_DIV[2:0] 2004[2:0]
0
0
MUX_ALT
2005[2]
0
0
MUX_DIV[3:0] 209D[3:0]
0
0
MUX_SYNC_E 2020[7]
0
0
OPT_FDC[1:0] 2007[1:0]
0
0
FDS_6533_6534_004
LCD Blink Frequency (ignored if blink is disabled or if the segment is off).
R/W
0 = 1 Hz (500 ms ON, 500 ms OFF)
1 = 0.5 Hz (1 s ON, 1 s OFF)
M26MHZ and M40MHZ set the master clock (MCK) frequency. These bits are reset on
chip reset and may only be set. Attempts to write zeroes to M40MHZ and M26MHZ are
ignored.
R/W ^{M40MHZ M26MHZ MCK Frequency}
R/W
0
0
20 MHz
0
1
26.7 MHz
1
0
40 MHz
1
1
40 MHz
The MPU clock divider (from MCK). These bits may be programmed by MPU without
risk of losing control.
MPU_DIV[2:0] Resulting Clock Frequency
000
MCK/4
001
MCK/8
R/W
010
MCK/16
011
MCK/32
100
MCK/64
101
MCK/128
110
MCK/265
111
MCK/265
The MPU asserts this bit when it wishes the MUX to perform ADC conversions on an
R/W
alternate set of inputs.
If CHOP_E is 00, MUX_ALT is automatically asserted once per sum cycle, when
XFER_BUSY falls.
R/W The number of states in the input multiplexer.
R/W When set, SEG7 outputs MUX_SYNC. Otherwise, SEG7 is an LCD pin.
Selects the modulation duty cycle for OPT_TX.
OPT_FDC[1:0] Function
R/W
00
50% Low
01
25% Low
10
12.5% Low
11
6.25% Low
90
Rev 2