English
Language : 

71M6533 Datasheet, PDF (43/132 Pages) Teridian Semiconductor Corporation – Energy Meter IC
FDS_6533_6534_004
71M6533/G/H and 71M6534/H Data Sheet
On reset or power-up, all DIO pins are inputs until they are configured for the desired direction under
MPU control. The pin function can be configured by the I/O RAM bits LCD_BITMAPn. Setting
LCD_BITMAPn = 1 configures the pin for LCD, setting LCD_BITMAPn = 0 configures it for DIO.
Once a pin is configured as DIO, it can be configured independently as an input or output with the
DIO_DIR bits or the LCD_SEGn registers. Input and output data are written to or read from the pins using
SFR registers P0, P1, and P2.
Table 39 through
Table 42 shows all the DIO pins with their configuration, direction control and data registers. Table
entries marked with an asterisk and grayed are applicable to the 71M6534 only.
Table 39: Data/Direction Registers and Internal Resources for DIO 1-15
DIO
LCD Segment
71M6533 Pin #
71M6534 Pin #
Configuration (DIO
or LCD segment)
Data Register
Direction Register
0 = input, 1 = output
Internal Resources
Configurable
PB 1 2 3 4 5 6 7 8 9 10 11 12* 13 14 15
– – – – 24 25 26 27 28 29 30 31 32* 33 34 35
97 91 3 17 60 61 62 63 67 68 69 70 – 44 29 30
114 109 3 22 70 71 72 73 77 78 79 80 120 50 35 36
Always DIO
0 1 2 3 4 5 6 7 0* 1 2 3
LCD_BITMAP[31:24]
LCD_BITMAP[39:32]
0 1 2 3 4 5 6 7 0 1 2 3 4* 5 6 7
DIO0 = P0 (SFR 0x80)
DIO1 = P1 (SFR 0x90)
– 1 2 3 4 5 6 7 0 1 2 3 4* 5 6 7
DIO_DIR0 (SFR 0xA2)
DIO_DIR1 (SFR 0x91)
Y YYYY YYYYYYY – – – –
Table 40: Data/Direction Registers and Internal Resources for DIO 16-30
DIO
LCD Segment
71M6533 Pin #
71M6534 Pin #
Configuration (DIO
or LCD segment)
Data Register
16 17 18 19 20 21 22* 23 24 25 26 27 28* 29 30 –
36 37 38 39 40 41 42* 43 44 45 46 47 48* 49 50 –
33 12 13 64 65 66 – 54 46 43 42 41 – 32 35 –
39 17 18 74 75 76 115 64 52 49 48 47 81 38 41
4 5 6 7 0 1 2* 3 4 5 6 7 0* 1 2 –
LCD_BITMAP[39:32]
LCD_BITMAP[47:40]
LCD_BITMAP[55:48]
0 1 2 3 4 5 6* 7 0 1 2 3 4* 5 6 –
DIO2 = P2 (SFR 0xA0)
DIO3 = P3 (SFR 0xB0)
0 1 2 3 4 5 6* 7
Direction Register
0 = input, 1 = output
DIO_DIR2 (SFR 0xA1)
Rev 2
43