HMP8116 Datasheet, PDF(14/43 Page) Intersil Corporation

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

HMP8116 Datasheet, PDF (14/43 Pages) Intersil Corporation – NTSC/PAL Video Decoder

◁

CLK

DVALID

HMP8116

P15-P8

P7-P0

Cb0

Cr0

Cb2

Cr2

Cb4

NOTES:

tDVLD

15. Y0 is the first active luminance pixel of a line. Cb0 and Cr0 are first active chrominance pixels in a line. Cb and Cr will alternate every

cycle due to the 4:2:2 subsampling.

16. BLANK is asserted per Figure 8.

17. DVALID is asserted for every valid pixel during both active and blanking regions. DVALID is not a 50% duty cycle synchronous output and

will appear to jitter as the Output Sample Rate converter adjusts the output timing for various data rates and clock frequency inputs.

FIGURE 13. OUTPUT TIMING FOR 16-BIT YCbCr MODE (DVLD_LTC = 0, DVLD_DCYC = 1)

CLK

DVALID

BLANK

P15-P11

[P14-P10]

P10-P5

[P9-P5]

P4-P0

NOTES:

18. BLANK is asserted per Figure 8.

tDVLD

19. DAVLID is asserted for every valid pixel during both active and blanking regions. DVALID is not a 50% duty cycle synchronous output

and will appear to jitter as the Output Sample Rate converter adjusts the output timing for various data rates and clock frequency inputs.

FIGURE 14. OUTPUT TIMING FOR 16-BIT [15-BIT] RGB MODE (DVLD_LTC = 0, DVLD_DCYC = 1)

8-BIT BT.656 OUTPUT

If BT.656 data is generated, it is output following each rising

edge of CLK2. The BT.656 EAV and SAV formats are shown

in Table 4 and the pixel output timing is shown in Figure 15.

The EAV and SAV timing is determined by the programmed

horizontal and vertical blank timing

BLANK, HSYNC, VSYNC, DVALID, VBIVALID, and FIELD

are output following the rising edge of CLK2.

For proper operation, CLK2 must be exactly 2x the desired

output sample rate. The DVALID output is continuously

asserted during the entire active video time.

During the blanking intervals, the YCbCr outputs have a

value of 16 for Y and 128 for Cb and Cr, unless ancillary data

is present.

Due to the use of digital PLLs and source video timing the

total # of samples per line may not equal exactly 1716

(NTSC) or 1728 (PAL). The active video portion of the

BT.656 data stream is always exactly 1440 continous sam-

ples. Any line-to-line timing difference from nominal # of

samples per line, plus or minus, is accomodated in the hori-

zontal blanking interval.

▷