80C186EC Datasheet, PDF (9/57 Pages) Intel Corporation – 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS

80C186EC 188EC 80L186EC 188EC
Column 4 Output States (for O and I O types
only)
The state of an output or I O pin is de-
pendent on the operating mode of the
device There are four modes of opera-
tion that are different from normal active
mode Bus Hold Reset Idle Mode Pow-
erdown Mode This column describes
the output pin state in each of these
modes
The legend for interpreting the information in the Pin
Descriptions is shown in Table 1
As an example please refer to the table entry for
AD12 0 The ‘‘I O’’ signifies that the pins are bidirec-
tional (i e have both an input and output function)
The ‘‘S’’ indicates that as an input the signal must
be synchronized to CLKOUT for proper operation
The ‘‘H(Z)’’ indicates that these pins will float while
the processor is in the Hold Acknowledge state
R(Z) indicates that these pins will float while RESIN
is low P(0) and I(0) indicate that these pins will drive
0 when the device is in either Powerdown or Idle
Mode
Some pins the I O Ports for example can be pro-
grammed to perform more than one function Multi-
function pins have a ‘‘ ’’ in their signal name be-
tween the different functions (i e P3 0 RXI1) If the
input pin type or output pin state differ between func-
tions then that will be indicated by separating the
state (or type) with a ‘‘ ’’ (i e H(X) H(Q)) In this
example when the pin is configured as P3 0 then its
hold output state is H(X) when configured as RXI1
its output state is H(Q)
All pins float while the processor is in the ONCE
Mode (with the exception of OSCOUT)
Symbol
P
G
I
O
IO
S(E)
S(L)
A(E)
A(L)
H(1)
H(0)
H(Z)
H(Q)
H(X)
R(WH)
R(1)
R(0)
R(Z)
R(Q)
R(X)
I(1)
I(0)
I(Z)
I(Q)
I(X)
P(1)
P(0)
P(Z)
P(Q)
P(X)
Table 1 Pin Description Nomenclature
Description
Power Pin (apply ^a V_CC voltage)
Ground (connect to V_SS)
Input only pin
Output only pin
Input Output pin
Synchronous edge sensitive
Synchronous level sensitive
Asynchronous edge sensitive
Asynchronous level sensitive
Output driven to V_CC during bus hold
Output driven to V_SS during bus hold
Output floats during bus hold
Output remains active during bus hold
Output retains current state during bus hold
Output weakly held at V_CC during reset
Output driven to V_CC during reset
Output driven to V_SS during reset
Output floats during reset
Output remains active during reset
Output retains current state during reset
Output driven to V_CC during Idle Mode
Output driven to V_SS during Idle Mode
Output floats during Idle Mode
Output remains active during Idle Mode
Output retains current state during Idle Mode
Output driven to V_CC during Powerdown Mode
Output driven to V_SS during Powerdown Mode
Output floats during Powerdown Mode
Output remains active during Powerdown Mode
Output retains current state during Powerdown Mode
9