English
Language : 

GD82559ER Datasheet, PDF (72/94 Pages) Intel Corporation – PCI Controller
GD82559ER — Networking Silicon
9.1.2
Bit(s)
9
Name
Restart Auto-
Negotiation
8
Duplex Mode
7
Collision Test
6:0
Reserved
Description
Default R/W
This bit restarts the Auto-Negotiation process and is self-
0
RW
clearing.
SC
1 = Restart Auto-Negotiation process
This bit controls the duplex mode when Auto-Negotiation
is disabled. If the PHY reports that it is only able to
operate in one duplex mode, the value of this bit shall
correspond to the mode which the PHY can operate.
When the PHY is placed in Loopback mode, the behavior
of the PHY shall not be affected by the status of this bit,
bit 8.
1 = Full Duplex
0 = Half Duplex
0
RW
This bit will force a collision in response to the assertion
of the transmit enable signal.
1 = Force COL
0 = Do not force COL
0
RW
These bits are reserved and should be set to 0000000b.
0
RW
Register 1: Status Register Bit Definitions
Bit(s)
Name
15
Reserved
Description
This bit is reserved and should be set to 0b.
14
100BASE-TX Full 1 = PHY able to perform full duplex 100BASE-TX
Duplex
13
100 Mbps Half
1 = PHY able to perform half duplex 100BASE-TX
Duplex
12
10 Mbps Full
1 = PHY able to operate at 10Mbps in full duplex
Duplex
mode
11
10 Mbps Half
1 = PHY able to operate at 10 Mbps in half duplex
Duplex
mode
10:7 Reserved
These bits are reserved and should be set to 0000b.
6
Management
0 = PHY will not accept management frames with
Frames Preamble preamble suppressed
Suppression
5
Auto-Negotiation 1 = Auto-Negotiation process completed
Complete
0 = Auto-Negotiation process has not completed
4
Remote Fault
0 = No remote fault condition detected
3
Auto-Negotiation 1 = PHY is able to perform Auto-Negotiation
Ability
2
Link Status
1 = Valid link has been established
0 = Invalid link detected
1
Jabber Detect
1 = Jabber condition detected
0 = No jabber condition detected
0
Extended
Capability
1 = Extended register capabilities enabled
Default
0
1
R/W
RO
E
RO
1
RO
1
RO
1
RO
0
RO
0
RO
0
RO
0
RO
1
RO
0
RO
LL
0
RO
LH
1
RO
66
Datasheet