82551IT Datasheet, PDF (3/102 Pages) Intel Corporation – Fast Ethernet PCI Controller

Networking Silicon — 82551IT
Contents
1.0
Introduction......................................................................................................................... 1
1.1 Overview ............................................................................................................... 1
1.2 Byte Ordering ........................................................................................................ 1
1.3 References ............................................................................................................ 1
1.4 Product Ordering Codes........................................................................................ 2
2.0
Architectural Overview ....................................................................................................... 3
2.1 Parallel Subsystem Overview................................................................................ 3
2.2 FIFO Subsystem Overview ................................................................................... 3
2.3 10/100 Mbps Serial CSMA/CD Unit Overview ......................................................4
2.4 10/100 Mbps Physical Layer Unit.......................................................................... 4
3.0
Performance Enhancements.............................................................................................. 5
3.1 Multiple Priority Transmit Queues ......................................................................... 5
3.2 Early Release ........................................................................................................ 5
3.3 Hardware Integrity Support ................................................................................... 6
3.4 Management Data Interface MDI/MDI-X Feature.................................................. 6
4.0
Signal Descriptions.............................................................................................................7
4.1 Signal Type Definitions ......................................................................................... 7
4.2 PCI Bus Interface Signals ..................................................................................... 8
4.2.1 Address and Data Signals ....................................................................... 8
4.2.2 Interface Control Signals ......................................................................... 8
4.2.3 System and Power Management Signals ............................................... 9
4.3 Local Memory Interface Signals .......................................................................... 10
4.4 Test Port Signals ................................................................................................ 11
4.5 PHY Signals ....................................................................................................... 12
4.6 Power and Ground Signals ................................................................................. 13
5.0
Media Access Control Functional Description.................................................................. 15
5.1 Device Initialization..............................................................................................15
5.1.1 Initialization Effects................................................................................. 15
5.2 PCI Interface ....................................................................................................... 16
5.2.1 Bus Operations....................................................................................... 16
5.2.2 Clock Run Signal.................................................................................... 24
5.2.3 Power Management Event ..................................................................... 25
5.3 PCI Power Management ..................................................................................... 25
5.3.1 Power States .......................................................................................... 25
5.3.2 Wake-up Events ..................................................................................... 29
5.4 Parallel Flash....................................................................................................... 30
5.5 Serial EEPROM Interface.................................................................................... 30
5.5.1 EEPROM Address Map.......................................................................... 32
5.6 10/100 Mbps CSMA/CD Unit............................................................................... 32
5.6.1 Full Duplex ............................................................................................. 33
5.6.2 Flow Control ........................................................................................... 33
5.6.3 Address Filtering Modifications .............................................................. 33
5.6.4 VLAN Support ........................................................................................ 33
Datasheet
iii