BX80547PG3200FSL8Q6 Datasheet, PDF (11/105 Pages) Intel Corporation – Intel® Pentium® 4 Processor 6xxΔ Sequence and Intel® Pentium® 4 Processor Extreme Edition

1 Introduction
Introduction
The Intel^® Pentium^® 4 processor 6xx sequence on 90 nm process in the 775-land package and the
Intel^® Pentium^® 4 processor Extreme Edition on 90 nm process in the 775-land package are
follow-ons to the Pentium 4 processor in the 478-pin package, with enhancements to the Intel
NetBurst^® microarchitecture. These Pentium 4 processors on 90 nm process in the 775-land
package use Flip-Chip Land Grid Array (FC-LGA4) package technology, and plug into the
LGA775 socket. The Intel Pentium 4 processor 6xx sequence on 90 nm process in the 775-land
package and the Pentium 4 processor Extreme Edition on 90 nm process in the 775-land package,
like their predecessor, the Pentium 4 processor in the 478-pin package, are based on the same Intel
32-bit microarchitecture and maintain the tradition of compatibility with IA-32 software.
The Intel Pentium 4 processor 6xx sequence on 90 nm process in the 775-land package and the
Pentium 4 processor Extreme Edition on
Extended Memory 64 Technology (Intel
E9M0 ^{n6m4Tp)rΦocaessasninenthhean7c7e5m-leanntdtpoaIcnktaegl’es}
support
IA-32
Intel^®
architecture. This enhancement enables the processor to execute operating systems and
applications written to take advantage of Intel EM64T. With appropriate 64 bit supporting
hardware and software, platforms based on an Intel processor supporting Intel EM64T can enable
use of extended virtual and physical memory. Further details on the 64-bit extension architecture
and programming model is provided in the Intel^® Extended Memory 64 Technology Software
Developer Guide at http://developer.intel.com/technology/64bitextensions/.
Note: In this document, unless otherwise specified, the Pentium 4 processor 6xx sequence on 90 nm
process in the 775-land package and the Pentium 4 processor Extreme Edition on 90 nm process in
the 775-land package are also referred to as Pentium 4 processor or simply as the processor.
Note: In this document, unless otherwise specified, the Intel^® Pentium^® 4 processor 6xx sequence refers
to Intel Pentium 4 processors 670/672, 660/662, 650, 640, and 630.
The Pentium 4 processor supports Hyper-Threading Technology¹. Hyper-Threading Technology
allows a single, physical processor to function as two logical processors. While some execution
resources (such as caches, execution units, and buses) are shared, each logical processor has its
own architecture state with its own set of general-purpose registers, control registers to provide
increased system responsiveness in multitasking environments, and headroom for next generation
multithreaded applications. Intel recommends enabling Hyper-Threading Technology with
Microsoft Windows* XP Professional or Windows* XP Home, and disabling Hyper-Threading
Technology via the BIOS for all previous versions of the Windows operating systems. For more
information on Hyper-Threading Technology, see http://www.intel.com/info/hyperthreading. Refer
to Section 6.1, for Hyper-Threading Technology configuration details.
In addition to supporting all the existing Streaming SIMD Extensions 2 (SSE2), there are 13 new
instructions that further extend the capabilities of Intel processor technology. These new
instructions are called Streaming SIMD Extensions 3 (SSE3). These new instructions enhance the
performance of optimized applications for the digital home (such as, video, image processing, and
media compression technology). 3D graphics and other entertainment applications (such as,
gaming) will have the opportunity to take advantage of these new instructions.
The processor’s Intel NetBurst microarchitecture FSB uses a split-transaction, deferred reply
protocol like the Pentium 4 processor. The Intel NetBurst microarchitecture FSB uses Source-
Synchronous Transfer (SST) of address and data to improve performance by transferring data four
times per bus clock (4X data transfer rate, as in AGP 4X). Along with the 4X data bus, the address
Datasheet
11