XC2288H_11 Datasheet, PDF (81/151 Pages) Infineon Technologies AG – 16/32-Bit Single-Chip Microcontroller with 32-Bit Performance

XC2288H, XC2289H
XC2000 Family / High Line
Functional Description
Clock control, address decoding, and service request control are managed outside the
E-Ray module kernel.
FlexRay™ Module Features
For communication on a FlexRay™ network, individual Message Buffers with up to 254
data bytes are configurable. The message storage consists of a single-ported Message
RAM that holds up to 128 Message Buffers. All functions concerning the handling of
messages are implemented in the Message Handler. Those functions are the
acceptance filtering, the transfer of messages between the two FlexRay™ Channel
Protocol Controllers and the Message RAM, maintaining the transmission schedule as
well as providing message status information.
The register set of the E-Ray IP-module can be accessed directly by an external Host
via the module’s Host interface. These registers are used to control/configure/monitor
the FlexRay™ Channel Protocol Controllers, Message Handler, Global Time Unit,
System Universal Control, Frame and Symbol Processing, Network Management,
Service Request Control, and to access the Message RAM via Input / Output Buffer.
The E-Ray IP-module supports the following features:
• Conformance with FlexRay™ protocol specification V2.1
• Data rates of up to 10 Mbit/s on each channel
• Up to 128 Message Buffers configurable
• 8 Kbytes of Message RAM for storage of e.g. 128 Message Buffers with max.
48 bytes data field or up to 30 Message Buffers with 254 bytes Data Sections
• Configuration of Message Buffers with different payload lengths possible
• One configurable receive FIFO
• Each Message Buffer can be configured as receive buffer, as transmit buffer or as
part of the receive FIFO
• Host access to Message Buffers via Input and Output Buffer.
Input Buffer: Holds message to be transferred to the Message RAM
Output Buffer: Holds message read from the Message RAM
• Filtering for slot counter, cycle counter, and channel
• Maskable module service requests
• Network Management supported
• Four service request lines
• Automatic delayed read access to Output Command Request Register (OBCR) if a
data transfer from Message RAM to Output Shadow Buffer (initiated by a previous
write access to the OBCR) is ongoing.
• Automatic delayed read access to Input Command Request Register (IBCR) if a data
transfer from Input Shadow Buffer to Message RAM to (initiated by a previous write
access to the IBCR) is ongoing.
• Four Input Buffers for building up transmission Frames in parallel.
• Flag indicating which Input Buffer is currently accessible by the host.
Data Sheet
81
V1.3, 2011-07