English
Language : 

TDA5150 Datasheet, PDF (51/106 Pages) Infineon Technologies AG – On-chip, high resolution fractional-N synthesizer and Sigma-Delta modulator with ASK, FSK, GFSK options
TDA 5150
ADDR 0x1A
TDA 5150 Functional Description
POWCFG0—PA Output Power Configuration Register 0
Bit 7
PA_PS2
w/0
Bit 6
PA_PS2
w/0
Bit 5
PA_PS2
w/0
Bit 4
PA_PS1
w/0
Bit 3
PA_PS1
w/0
Bit 2
PA_PS1
w/0
Bit 1
Bit 0
SLOPEDIV SLOPEDIV
w/0
w/0
Bit <7:5> PA_PS2
Bit <4:2> PA_PS1
Bit <1:0> SLOPEDIV
PA output blocks setting 2 bit <2:0>
PA output blocks setting 1 bit <2:0>
ASK sloping clock divider bit <9:8>
PA_PS2
PA_PS1
SLOPEDIV
ADDR 0x1B
Individual control of the 3 PA blocks, setting 2 (3-bits)
0: disabled 1: enabled Bit(0) ==> Bit(1) ==> Bit(2) ==>
PA block 0 PA block 1 PA block 2
Individual control of the 3 PA blocks, setting 1(3-bits)
0: disabled 1: enabled Bit(0) ==> Bit(1) ==> Bit(2) ==>
PA block 0 PA block 1 PA block 2
ASK sloping clock division ratio (10 bits, bits < 9:8 >), defines the frequency of the
ASK signal shaping using PA power stage switching
Range:
from 0x000:
SLOPEDIV = 1
to 0x3FF:
SLOPEDIV = 1024
POWCFG1—PA Output Power Configuration Register 1
Bit 7
POUT2
w/0
Bit 6
POUT2
w/0
Bit 5
POUT2
w/0
Bit 4
POUT2
w/0
Bit 3
POUT1
w/0
Bit 2
POUT1
w/0
Bit 1
POUT1
w/0
Bit 0
POUT1
w/0
Bit <7:4> POUT2
Bit <3:0> POUT1
Output power setting 2 bit <3:0>
Output power setting 1 bit <3:0>
POUT2
POUT1
PA output power setting 2 (4 bits), defines the number of enabled PA stages
Range:
from 0x0: POUT2 = 0
to 0xB: POUT2 = 11
> 0xB: POUT2 = 11
PA output power setting 1 (4 bits), defines the number of enabled PA stages
Range:
from 0x0: POUT1 = 0
to 0xB: POUT1 = 11
> 0xB: POUT1 = 11
Data Sheet
51
V 1.0, July 2009