English
Language : 

XC161CJ_02 Datasheet, PDF (15/78 Pages) Infineon Technologies AG – 16-Bi t Single-Chip Microcontroller Preliminary
XC161
Derivatives
Preliminary
General Device Information
Table 2
Pin Definitions and Functions (cont’d)
Symbol Pin Input Function
Num. Outp.
P3
P3.0 59
P3.1 60
P3.2 61
P3.3 62
P3.4 63
P3.5 64
P3.6 65
P3.7 66
P3.8 67
P3.9 68
P3.10 69
P3.11 70
P3.12 75
P3.13 76
P3.15 77
IO
Port 3 is a 15-bit bidirectional I/O port. It is bit-wise
programmable for input or output via direction bits. For a pin
configured as input, the output driver is put into high-
impedance state. Port 3 outputs can be configured as push/
pull or open drain drivers. The input threshold of Port 3 is
selectable (standard or special).
The following Port 3 pins also serve for alternate functions:
I
T0IN
CAPCOM1 Timer T0 Count Input,
O
TxD1
ASC1 Clock/Data Output (Async./Sync),
I
EX1IN Fast External Interrupt 1 Input (alternate pin B)
O
T6OUT GPT2 Timer T6 Toggle Latch Output,
I/O RxD1
ASC1 Data Input (Async.) or Inp./Outp. (Sync.),
I
EX1IN Fast External Interrupt 1 Input (alternate pin A)
I
CAPIN GPT2 Register CAPREL Capture Input
O
T3OUT GPT1 Timer T3 Toggle Latch Output
I
T3EUD GPT1 Timer T3 External Up/Down Control Input
I
T4IN
GPT1 Timer T4 Count/Gate/Reload/Capture Inp
I
T3IN
GPT1 Timer T3 Count/Gate Input
I
T2IN
GPT1 Timer T2 Count/Gate/Reload/Capture Inp
I/O MRST0 SSC0 Master-Receive/Slave-Transmit In/Out.
I/O MTSR0 SSC0 Master-Transmit/Slave-Receive Out/In.
O
TxD0
ASC0 Clock/Data Output (Async./Sync.),
I
EX2IN Fast External Interrupt 2 Input (alternate pin B)
I/O RxD0
ASC0 Data Input (Async.) or Inp./Outp. (Sync.),
I
EX2IN Fast External Interrupt 2 Input (alternate pin A)
O
BHE
External Memory High Byte Enable Signal,
O
WRH
External Memory High Byte Write Strobe,
I
EX3IN Fast External Interrupt 3 Input (alternate pin B)
I/O SCLK0 SSC0 Master Clock Output / Slave Clock Input.,
I
EX3IN Fast External Interrupt 3 Input (alternate pin A)
O
CLKOUT Master Clock Output,
O
FOUT
Programmable Frequency Output
TCK 71
I
Debug System: JTAG Clock Input
TDI
72
I
Debug System: JTAG Data In
TDO 73
O
Debug System: JTAG Data Out
TMS 74
I
Debug System: JTAG Test Mode Selection
Data Sheet
11
V1.0, 2002-03