English
Language : 

HDMP-2689 Datasheet, PDF (21/28 Pages) Agilent(Hewlett-Packard) – Quad 2.125/1.0625 GBd Fibre Channel General Purpose SerDes
Pin Diagram
Transceiver Pinout (Top View) (Rev 1.0)
19mm x 19mm body, 17mm by 17mm array, 289 pins populated, 1mm ball pitch
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
A RXAP GNDA RXBP VDDA2 TXAP GNDA TXBP VDDA2 RFCP VDDA2 TXCP GNDA TXDP VDDA2 RXCP GNDA RXDP A
B RXAN VDDA1 RXBN GNDA TXAN VDDA2 TXBN GNDA RFCN GNDA TXCN VDDA2 TXDN GNDA RXCN VDDA3 RXDN B
C VDDA1 GNDA VDDA1 GNDA VDDA2 GNDA VDDA2 N/C GNDA N/C VDDA2 GNDA VDDA2 GNDA VDDA3 GNDA VDDA3 C
D GNDIN RSVN1 GNDA VDDA1 GNDA VDDA2 GNDA GNDA GNDA RREFA GNDA VDDA2 GNDA VDDA3 GNDA GND PMX D
E GNDD RSVN2 VDDQ VDD GNDA GNDA VDDA1 GNDA VDDA2 GNDA VDDA3 GNDA GNDA GNDIN N/C N/C GNDD E
F TCLK TMS TDO TDI RSTN GNDA GNDA GNDA GNDA GNDA GNDA GNDA VREF GND DVAD2 DVAD1 DVAD0 F
G VDDQ LOSA GNDD TRSTN VDD GND GND GND GND GND GND GND VDD MDIO MDC LOSD VDDQ G
H RDA9 RDA8 RDA7 RDA6 GND GND GND GND GND GND GND GND GNDIN RCD RDD7 RDD8 RDD9 H
J GNDD RDA5 VDDQ RCA VDD GND GND GND GND GND GND GND VDD RDD3 VDDQ RDD6 GNDD J
K RDA4 RDA3 RDA0 TDA7 GND GND GND GND GND GND GND GND GND TDD7 RDD0 RDD4 RDD5 K
L VDDQ RDA1 GNDD TDA4 VDD GND GND GND GND GND GND GND VDD TDD4 GNDD RDD1 VDDQ L
M RDA2 TDA8 TCA TDA2 LOSB GNDIN VDD GND VDD GND VDD GNDIN LOSC TDD2 TCD TDD8 RDD2 M
N GNDD TDA6 VDDQ RDB9 GNDD RDB4 VDD GNDIN VDD GNDIN VDD RCC GNDD RDC9 VDDQ TDD6 GNDD N
P TDA9 TDA3 TDA0 RDB7 RDB5 RDB1 TDB8 TDB4 TDB0 TCC TDC9 RDC2 RDC6 RDC7 TDD0 TDD3 TDD9 P
R VDDQ TDA1 GNDD RDB3 VDDQ TDB9 GNDD TDB3 VDDQ TDC4 GNDD RDC0 VDDQ RDC5 GNDD TDD1 VDDQ R
T TDA5 RDB8 RCB RDB2 TDB7 TDB6 TCB TDB2 TDC0 TDC3 TDC5 TDC6 TDC8 RDC3 RDC4 RDC8 TDD5 T
U GNDD RDB6 VDDQ RDB0 GNDD TDB5 VDDQ TDB1 GNDD TDC1 VDDQ TDC2 GNDD TDC7 VDDQ RDC1 GNDD U
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
Notes:
GND, GNDIN, and GNDD may be connected together.
GNDA is recommended to be on a separate plane.
I/O Type Definitions
I/O Type
Definition
I-CMOS
I/O-CMOS
O-CMOS
I-LVPECL
O-SSTL2
I-SSTL2
HS_IN
HS_OUT
I-ANLG
O-ANLG
O-PVT
S
N/C
CMOS input
CMOS bi-directional
CMOS output
LVPECL input
SSTL_2 output
SSTL_2 input
High speed input
High speed output
Analog input
Analog output
PVT output
Power supply or ground
No connection, must be floating
21