HDMP-2689 Datasheet, PDF (12/28 Pages) Agilent(Hewlett-Packard) – Quad 2.125/1.0625 GBd Fibre Channel General Purpose SerDes

10-BIT CHAR B
10-BIT CHAR C
RXP/N
RD[0]
RD[0:9]
RC
Figure 14. Receiver Latency.
RD[9]
RXLAT
10-BIT CHAR A
10-BIT CHAR B
Table 7. IEEE JTAG 1149.1 Instructions.
Instruction
EXTEST
SAMPLE
CLAMP
HIGHZ
BYPASS
Opcode
00000_00000
00000_00010
00000_00100
00000_01000
11111_11111
Description
Causes boundary JTAG registers to capture their inputs, shift, and output to pads.
Causes boundary JTAG registers to capture their inputs.
Causes boundary JTAG registers to output their values to pads.
Causes pads to be tri-stated.
Connects the bypass register between TDI and TDO.
Table 8. Format of a Management Frame.
Pr
St
Op
Read
11...1
01
10
Write
11...1
01
01
PhyAdd
aaaaa
aaaaa
RegAdd TA
rrrrr
Z0
rrrrr
10
Data
DDDDDDDDDDDDDDDD
DDDDDDDDDDDDDDDD
IDLE
Z
Z
MDC
MDIO
Figure 15. MDIO and MDC Timing.
Table 9. MDIO Timing Characteristics,
T_C = 0°C to T_C = 85°C, V_DDQ = 2.3 to 2.7 V, V_DD = 1.7 to 1.9 V, V_DDA = 1.7 to 1.9 V
Symbol Parameters
Driving
T_DELAY
T_MDC
Receiving
MDC rising edge to MDIO data true or MDIO released
MDC frequency
T_SU
Set up time: MDIO to MDC rising edge
T_H
Hold time: MDC rising edge to MDIO changing
Note: For more information, see the IEEE 802.3 part 3 22.3.4, “MDIO timing relationship to MDC.”
12
Units Min Typ Max
ns
0
300
MHz
2.5
ns
10
ns
10