MB82DBS02163C Datasheet, PDF (56/63 Pages) Fujitsu Component Limited. – 32 M Bit (2 M word×16 bit) Mobile Phone Application Specific Memory

MB82DBS02163C-70L
(31) Synchronous Write to Read Timing #2 (ADV Control)
CLK
Address
ADV
CE1
Low
RL = 5
tASVL
tCKT
Address
Valid
tAHV
tVSCK
tCKVH
tWRB
tVPL
OE
WE
LB,UB
tCKWH
tCKBH
tOLQ
tBLQ
tCKTV
WAIT
tDSCK tDSCK
DQ
DBL-1 DBL
tWHTZ
tDHCK tDHCK
High-Z
tOLTL
tOLZ
tCKTX
tAC
tAC
Q1
Q2
tCKQX tCKQX
Note : This timing diagram assumes CE2 = H, the valid clock edge on rising edge and BL = 8 or 16.
56