MB82DBS02163C Datasheet, PDF(15/63 Page) Fujitsu Component Limited. – 32 M Bit (2 M word×16 bit) Mobile Phone Application Specific Memory

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

MB82DBS02163C Datasheet, PDF (15/63 Pages) Fujitsu Component Limited. – 32 M Bit (2 M word×16 bit) Mobile Phone Application Specific Memory

◁

MB82DBS02163C-70L

â¢ Burst Read Suspend

Burst read operation can be suspended by OE High pulse. During burst read operation, OE brought to High

from Low suspends burst read operation. Once OE is brought to High with the specified setup time against clock

where the data being suspended, the device internal counter is suspended, and the data output becomes high

impedance after specified time duration. It is inhibited to suspend the first data output at the beginning of burst

read.

OE brought to Low from High resumes burst read operation. Once OE is brought to Low, data output becomes

valid after specified time duration, and internal address counter is reactivated. The last data output being sus-

pended as the result of OE = H and first data output as the result of OE = L are from the same address.

In order to guarantee to output last data before suspension and first data after resumption, the specified minimum

value of OE hold time and setup time against clock edge must be satisfied respectively.

CLK

tCKOH tOSCK

WAIT

tAC

tOHZ

tCKTV

tCKQX

tAC

tOLZ

tCKQX tCKQX

â¢ Burst Write Suspend

Burst write operation can be suspended by WE High pulse. During burst write operation, WE brought to High

from Low suspends burst write operation. Once WE is brought to High with the specified setup time against

clock where the data being suspended, device internal counter is suspended, data input is ignored. It is inhibited

to suspend the first data input at the beginning of burst write.

WE brought to Low from High resumes burst write operation. Once WE is brought to Low, data input becomes

valid after specified time duration, and internal address counter is reactivated. The write address of the cycle

where data being suspended and the first write address as the result of WE = L are the same address.

In order to guarantee to latch the last data input before suspension and first data input after resumption, the

specified minimum value of WE hold time and setup time against clock edge must be satisfied respectively.

Burst write suspend function is available when the device is operating in WE level controlled burst write only.

CLK

WAIT

tCKWH tWSCK

tDSCK

High

tDHCK

tCKWH tWSCK

tDSCK tDSCK tDSCK

tDHCK tDHCK

▷