MB82DBS02163C Datasheet, PDF (52/63 Pages) Fujitsu Component Limited. – 32 M Bit (2 M word×16 bit) Mobile Phone Application Specific Memory

MB82DBS02163C-70L
(27) Synchronous Write Timing #4 (WE Level Control, Single Write)
RL = 5
CLK
Address
Address
Valid
tASVL
tVSCK
tVSCK
tAHV
tCKVH
ADV
tVPL
tASCL
CE1
tCLCK
tWCB
tASVL
Address
Valid
tVSCK
t_tAAHHVV
tCKVH
tWRB
tASCL
tVPL
tCLCK
tCP
OE
High
tWLD
tCKWH
WE
tBS
LB, UB
tCKBH
tBS
WAIT
High-Z
DQ
tWLTH
tDSCK
D1
tWHTZ
tDHCK
tWLTH
Notes : • This timing diagram assumes CE2 = H, the valid clock edge on rising edge and single write operation.
• Write data is latched on the valid clock edge.
52