MB82DBS02163C Datasheet, PDF (55/63 Pages) Fujitsu Component Limited. – 32 M Bit (2 M word×16 bit) Mobile Phone Application Specific Memory

MB82DBS02163C-70L
(30) Synchronous Write to Read Timing #1(CE1 Control)
CLK
Address
ADV
CE1
OE
RL = 5
tCKCLH
tCKT
tASVL
Address
Valid
tAHV
tVSCK
tCKVH
tASCL
tVPL
tCP
tWRB
tCLCK
WE
LB,UB
tCKBH
WAIT
tDSCK tDSCK
tCHTZ
DQ
DBL-1 DBL
tDHCK tDHCK
High-Z
tCLTL
tCLZ
tCKTV
tCKTX
tAC
tAC
Q1
Q2
tCKQX tCKQX
Note : This timing diagram assumes CE2 = H, the valid clock edge on rising edge and BL = 8 or 16.
55