MB82DBS02163C Datasheet, PDF (49/63 Pages) Fujitsu Component Limited. – 32 M Bit (2 M word×16 bit) Mobile Phone Application Specific Memory

MB82DBS02163C-70L
(24) Synchronous Write Timing #1 (WE Level Control)
RL = 5
CLK
Address
tASVL
ADV
Address
Valid
tAHV
tVSCK
tCKVH
tVPL
tASCL
CE1
tCLCK
tWCB
OE
High
tWLD
WE
tBS
LB, UB
tASVL
Address
Valid
tVSCK
tAHV
tCKVH
tWRB
tASCL
tVPL
tCLCK
tCP
tCKWH
tCKBH
tBS
WAIT
DQ
High-Z
tWLTH
tDSCK tDSCK
tDSCK
tWHTZ
D1
D2
DBL
tDHCK
tDHCK
Note : This timing diagram assumes CE2 = H, the valid clock edge on rising edge and BL = 8 or 16.
49