MC9S08AC16_08 Datasheet, PDF(21/344 Page) Freescale Semiconductor, Inc – 8-Bit HCS08 Central Processor Unit (CPU)

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

MC9S08AC16_08 Datasheet, PDF (21/344 Pages) Freescale Semiconductor, Inc – 8-Bit HCS08 Central Processor Unit (CPU)

◁

Chapter 1 Introduction

VDDAD

VSSAD

VREFL

VREFH

BKGD/MS

RESET

IRQ/TPMCLK

HCS08 CORE

BDC

CPU

HCS08 SYSTEM CONTROL

RESETS AND INTERRUPTS

MODES OF OPERATION

POWER MANAGEMENT

RTI

COP

IRQ

LVD

TPMCLK

USER FLASH

16,384 BYTES

OR 8192 BYTES

USER RAM

1024 BYTES

OR 768 BYTES

10-BIT

ANALOG-TO-DIGITAL

CONVERTER (ADC1)

DEBUG

MODULE (DBG)

IIC MODULE (IIC1)

4 AD1P3âAD1P0

4 AD1P11âAD1P8

SDA1

SCL1

INTERNAL CLOCK

GENERATOR (ICG)

EXTAL

XTAL

LOW-POWER OSCILLATOR

7-BIT KEYBOARD

INTERRUPT MODULE (KBI)

2 KBIP6âKBIP5

5 KBIP4âKBIP0

SERIAL COMMUNICATIONS

RxD1

TxD1

INTERFACE MODULE (SCI1)

SERIAL COMMUNICATIONS

INTERFACE MODULE (SCI2)

SERIAL PERIPHERAL

INTERFACE MODULE (SPI1)

4-CHANNEL TIMER/PWM

MODULE (TPM1)

RxD2

TxD2

SPSCK1

MOSI1

MISO1

SS1

TPM1CH1

TPM1CH0

TPM1CH3

TPM1CH2

2-CHANNEL TIMER/PWM

MODULE (TPM2)

TPM2CH1

TPM2CH0

PTA7

PTA2

PTA1

PTA0

PTB3/AD1P3

PTB2/AD1P2

PTB1/TPM3CH1

PTB0/TPM3CH0

/AD1P1

/AD1P0

PTC5/RxD2

PTC4

PTC3/TxD2

PTC2/MCLK

PTC1/SDA1

PTC0/SCL1

PTD3/KBIP6/AD1P11

PTD2/KBIP5/AD1P10

PTD1/AD1P9

PTD0/AD1P8

PTE7/SPSCK1

PTE6/MOSI1

PTE5/MISO1

PTE4/SS1

PTE3/TPM1CH1

PTE2/TPM1CH0

PTE1/RxD1

PTE0/TxD1

PTF6

PTF5/TPM2CH1

PTF4/TPM2CH0

PTF1/TPM1CH3

PTF0/TPM1CH2

VDD

VOLTAGE

VSS

REGULATOR

2-CHANNEL TIMER/PWM

MODULE (TPM3)

TPM3CH1

TPM3CH0

PTG6/EXTAL

PTG5/XTAL

PTG4/KBIP4

= Not available on 32-, or 44-pin packages

= Not available on 32-pin packages

PTG3/KBIP3

PTG2/KBIP2

PTG1/KBIP1

= Not available on 32-pin packages

PTG0/KBIP0

= Not available on MC9S08AWxxA devices

Notes:

1. Port pins are software conï¬gurable with pullup device if input port.

2. Pin contains software conï¬gurable pullup/pulldown device if IRQ is enabled (IRQPE = 1). Pulldown is enabled

if rising edge detect is selected (IRQEDG = 1)

3. IRQ does not have a clamp diode to VDD. IRQ should not be driven above VDD.

4. Pin contains integrated pullup device.

5. PTD3, PTD2, and PTG4 contain both pullup and pulldown devices. Pulldown enabled when KBI is enabled

(KBIPEn = 1) and rising edge is selected (KBEDGn = 1).

Figure 1-1. MC9S08AC16 Block Diagram

MC9S08AC16 Series Data Sheet, Rev. 6

Freescale Semiconductor

21

▷