SMC91C100 Datasheet, PDF (35/83 Pages) List of Unclassifed Manufacturers – FEAST Fast Ethernet Controller

I/O SPACE - BANK2
OFFSET
NAME
TYPE
SYMBOL
0
MMU COMMAND REGISTER
WRITE ONLY
MMUCR
BUSY Bit
Readable
This register is used by the CPU to control the memory allocation, de-allocation, TX FIFO and RX FIFO
control. The three command bits determine the command issued as described below:
HIGH
BYTE
LOW
BYTE
COMMAND
x
y
z
0
0
N2
N1
N0/BUSY
0
COMMAND SET
xyz
000 0) NOOP - NO OPERATION
001 1)
ALLOCATE MEMORY FOR TX - N2,N1,N0 defines the amount of memory requested as (value
+ 1) * 256 bytes. Namely N2,N1,N0 = 1 will request 2 * 256 = 512 bytes. A shift-based divide by
256 of the packet length yields the appropriate value to be used as N2,N1,N0. Immediately
generates a completion code at the ALLOCATION RESULT REGISTER. Can optionally
generate an interrupt on successful completion. N2,N1,N0 are ignored by the SMC91C100 but
should be implemented in the SMC91C100's software drivers for SMC9000 compatibility.
010 2) RESET MMU TO INITIAL STATE - Frees all memory allocations, clears relevant interrupts, resets
packet FIFO pointers.
011 3) REMOVE FRAME FROM TOP OF RX FIFO - To be issued after CPU has completed
processing of present receive frame. This command removes the receive packet number from
the RX FIFO and brings the next receive frame (if any) to the RX area (output of RX FIFO).
100 4) REMOVE AND RELEASE TOP OF RX FIFO - Like 3) but also releases all memory used by the
packet presently at the RX FIFO output.
35