DS80C390 Datasheet, PDF (4/58 Pages) Dallas Semiconductor – Dual CAN High-Speed Microprocessor

DS80C390
PIN DESCRIPTION Table 1
LQFP PLCC SIGNAL
DESCRIPTION
NAME
8, 22, 17, 32,
40, 56 51, 68
V_CC
+5V
9, 25, 1, 18,
GND Digital Circuit Ground
41, 57 35, 52
46
57
ALE _{Address Latch Enable - Output. When the MUX pin is low, this}
pin outputs a clock to latch the external address LSB from the
multiplexed address/data bus on Port 0. This signal is commonly
connected to the latch enable of an external transparent latch. ALE
has a pulse width of 1.5 XTAL1 cycles and a period of four
XTAL1 cycles. When the MUX pin is high, the pin will toggle
continuously if the ALEOFF bit is cleared. ALE is forced high
when the device is in a Reset condition or if the ALEOFF bit is set
while the MUX pin is high.
45
56
PSEN ^{Program Store Enable - Output. This signal is the chip enable for}
external ROM memory. PSEN provides an active low pulse and is
driven high when external ROM is not being accessed.
47
58
EA
External Access Enable - Input. This pin must be tied to GND for
proper operation.
26
36
MUX ^{Multiplex/Demultiplex Select - Input. This pin selects if the}
address/data bus operates in multiplexed ( MUX =0) or
demultiplexed ( MUX =1) mode.
2
11
RST Reset - Input. The RST input pin contains a Schmitt voltage input
to recognize external active high Reset inputs. The pin also
employs an internal pulldown resistor to allow for a combination of
wired OR external Reset sources. An RC circuit is not required for
power-up, as the device provides this function internally.
3
12
RSTOL ^{Reset Output Low- Output. This active low signal will be}
asserted:
When the processor has entered reset via the RST pin,
During crystal warm-up period following power-on or Stop mode,
During a watchdog timer reset (2 cycles duration),
During an oscillator failure (if OFDE=1),
Whenever V_CC ≤ V_RST
23,
33,
XTAL2, XTAL1, XTAL2 - Crystal oscillator pins support fundamental
24
34
XTAL1 mode, parallel resonant, AT cut crystals. XTAL1 is the input if an
external clock source is used in place of a crystal. XTAL2 is the
output of the crystal amplifier.
55
67
AD0 / D0 AD0-7 (Port 0) - I/O. When the MUX pin is tied low, Port 0 is the
54
66
AD1 / D1 _{multiplexed address/data bus. While ALE is high, the LSB of a}
53
65
AD2 / D2 memory address is presented. While ALE falls, the port transitions
52
64
AD3 / D3 _{to a bi-directional data bus. When the MUX pin is tied high, Port 0}
51
63
AD4 / D4 _{functions as the bi-directional data bus. Port 0 cannot be modified}
50
62
AD5 / D5 _{by software. The reset condition of Port 0 pins is high. No pullup}
49
61
AD6 / D6 _{resistors are needed.}
48
59
AD7 / D7
4 of 58
110199