AT17LV65_14 Datasheet, PDF(2/23 Page) ATMEL Corporation

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

AT17LV65_14 Datasheet, PDF (2/23 Pages) ATMEL Corporation – FPGA Configuration EEPROM Memory

◁

The AT17LV configurators can be programmed with industry-standard programmers, the Atmel ATDH2200E

Programming Kit, or the Atmel ATDH2225 ISP Cable.

Table 1. AT17LV Packages

Package

AT17LV65/128/256(4)

8-lead LAP

Yes

8-lead PDIP

Yes

8-lead SOIC

Yes

20-lead PLCC

20-lead SOIC

Yes

Yes(2)

44-lead TQFP

AT17LV512/010

Yes

Use 8-lead LAP(1)

Yes

AT17LV002

Yes

Use 8-lead LAP(1)

Yes

Yes(2)

Yes

AT17LV040

(3)

Yes

Notes: 1. The 8-lead LAP package has the same footprint as the 8-lead SOIC. Since an 8-lead SOIC package is not

available for the AT17LV512/010/002 devices, it is possible to use an 8-lead LAP package instead.

2. The pinout for the AT17LV65 (NRND), AT17LV128 (NRND), and AT17LV256 is not pin-for-pin compatible with

the AT17LV512/010/002 devices.

3. Refer to the AT17F datasheet which is available on the Atmel website.

4. The AT17LV65 and AT17LV128 are not recommended for new designs (NRND).

AT17LV65/128/256/512/010/002/040 [DATASHEET]

Atmel-2321J-FPGA-AT17LV65-128-256-512-010-002-040-Datasheet_102014

▷