EP3C10U256C6N Datasheet, PDF (109/274 Pages) Altera Corporation – Cyclone III Device Family Overview

Chapter 6: I/O Features in the Cyclone III Device Family
I/O Standards
6–11
Figure 6–5 shows the single-ended I/O standards for OCT without calibration. The R_S
shown is the intrinsic transistor impedance.
Figure 6–5. Cyclone III Device Family On-Chip Series Termination Without Calibration
Cyclone III Device Family
Driver Series Termination
V_CCIO
Receiving
Device
R_S
Z_O
R_S
GND
All I/O banks and I/O pins support impedance matching and series termination.
Dedicated configuration pins and JTAG pins do not support impedance matching or
series termination.
On-chip series termination is supported on any I/O bank. V_CCIO and V_REF must be
compatible for all I/O pins to enable on-chip series termination in a given I/O bank.
I/O standards that support different R_S values can reside in the same I/O bank as
long as their V_CCIO and V_REF are not conflicting.
Impedance matching is implemented using the capabilities of the output driver and is
subject to a certain degree of variation, depending on the process, voltage, and
temperature.
f For more information about tolerance specification, refer to the Cyclone III Device Data
Sheet and Cyclone III LS Device Data Sheet chapters.
I/O Standards
The Cyclone III device family supports multiple single-ended and differential I/O
standards. Apart from 3.3-, 3.0-, 2.5-, 1.8-, and 1.5-V support, the Cyclone III device
family also supports 1.2-V I/O standards.
July 2012 Altera Corporation
Cyclone III Device Handbook
Volume 1