LU3X34FTR Datasheet, PDF (29/52 Pages) Agere Systems – Quad 3 V 10/100 Ethernet Transceiver TX/FX

Preliminary Data Sheet
July 2000
LU3X34FTR
Quad 3 V 10/100 Ethernet Transceiver TX/FX
Functional Description (continued)
Autonegotiation and Speed Configuration
The four sets of five pins listed in Table 13 configure the speed capability of each channel of LU3X34FTR. The
logic state of these pins, at powerup or reset, is latched into the advertisement register (register address 04h) for
autonegotiation purposes. These pins are also used for evaluating the default value in the base mode control reg-
ister (register 00h) according to Table 12.
Table 12. Autonegotiation
ANEN
0
0
0
0
0
1
Configuration Pins at Reset
FD100
(bit 4.8)
HD100
(bit 4.7)
FD10
(bit 4.6)
1
X
X
0
1
1
0
1
0
0
0
1
0
0
0
X
X
X
HD10
(bit 4.5)
X
X
X
X
1
X
Registers Initial Value
AUTONEG SPEED DUPLEX
reg 0.12 reg 0.13 reg 0.8
0
1
1
0
1
1
0
1
0
0
0
1
0
0
0
1
0
0
LED Configuration
The LU3X34FTR provides four LED output pins for each of its four ports. In addition to the default functions associ-
ated with their pin names, there are several registers that allow users to customize LED operations.
Register 11h (programmable LED register) at PHY address 2 implements even more flexible LED configurations.
Register 11h at PHY address 4 controls all even-numbered ports, and register 11h at address 5 controls all odd-
numbered ports. Via the programmable LED register, each of the LEDs may be configured to operate in one of the
following modes: link, speed, duplex, receive, transmit, solid when link is up and blinks during activity, remote fault,
and collision. Bits [0:3] in these registers allow the user to invert the on/off logic for each of these four programma-
ble LEDs individually.
Note that all LED circuits are switched under the control of the programmable LED register whenever the content of
register 11h differs from its default value.
Register 17h implements more LED configuration functions. With these registers, unused LED can be individually
turned off to reduce power consumption.
Fiber Mode Select
A logic one level on pins FOSEL[0:3] sets each channel in fiber mode individually. These pins are latched during
reset operation.
MII Registers
The LU3X34FTR has four independent PHYs in it. Each PHY has its own identical set of registers as tabulated
below. The PHY address differentiates which PHY to be read or written into. The following tables of registers are
applicable to each register.
Lucent Technologies Inc.
29