W29GL256SH9T-TR Datasheet, PDF(15/88 Page) Winbond – 256M-BIT 3.0-VOLT PARALLEL FLASH MEMORY WITH PAGE MODE

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

W29GL256SH9T-TR Datasheet, PDF (15/88 Pages) Winbond – 256M-BIT 3.0-VOLT PARALLEL FLASH MEMORY WITH PAGE MODE

◁

W29GL256S

7 ARRAY ARCHITECTURE

There are several separate address spaces (i.e., Memory Map Overlay) that may appear within the

address range of the flash memory device. Only one MMO can exist or be entered at a time.

ï· Main Memory Array

ï· This non-volatile area is used for storage of data that may be randomly accessed by

asynchronous read operations.

ï· ID/CFI

ï· A Winbond factory programmed area for device characteristics information. It contains the

Common Flash Interface (CFI) and Device Identification (ID) information tables.

ï· Security Sector Region (SSR)

ï· A Non-volatile / One Time Programmable (OTP) memory array used for Winbond factory and

customer programmable permanent data.

ï· Lock Register

ï· This OTP non-volatile word is used to configure the Enhanced Sector Protection (ESP)

features and lock the SSR.

ï· Individual Protection Bits (IPB):

ï· A non-volatile flash memory array with one bit for its associated sector. Programming this bit

protects that sector from programming and erasure.

ï· IPB Lock

ï· Program and erase protection for the IPB bits. When the volatile register bit is enabled no

programming or erasing of the IPB bits is prohibited.

ï· Dynamic Protection Bits (DPB)

ï· Similar to the IPB scheme, this volatile array with one bit for each sector can protect its

associated sector from erasure and programming while the device is powered.

ï· Status Register

ï· Internal algorithm status monitoring can be done using this volatile register.

ï· Data Polling Status:

ï· Legacy software compatible volatile register used as an alternative to the Status Register to

monitor internal algorithm status.

The Main Memory Array is the primary and default address space. This area at any time may be

overlaid by one other address space. All the aforementioned address spaces are considered as a

Memory Map Overlay (MMO). Each MMO replaces the entire address range of the main array.

Addresses outside the current MMO address map are considered as not defined and are reserved for

Publication Release Date: Jul 02, 2014

Revision C

▷