|
MSP430F643 Datasheet, PDF (71/106 Pages) Texas Instruments – MIXED SIGNAL MICROCONTROLLER | |||
|
◁ |
MSP430F643x
www.ti.com
SLAS720B â AUGUST 2010 â REVISED AUGUST 2012
12-Bit DAC, Reference Input Specifications
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
VeREF+
Reference input voltage
range
TEST CONDITIONS
DAC12IR = 0(1) (2)
DAC12IR = 1(3) (4)
VCC
2.2 V, 3 V
MIN TYP
AVCC
/3
AVCC
Ri(VREF+),
Ri(VeREF+)
Reference input resistance(5)
DAC12_0 IR = DAC12_1 IR = 0
DAC12_0 IR = 1, DAC12_1 IR = 0
DAC12_0 IR = 0, DAC12_1 IR = 1
DAC12_0 IR = DAC12_1 IR = 1,
DAC12_0 SREFx = DAC12_1 SREFx(6)
2.2 V, 3 V
20
48
48
24
MAX
AVCC
+ 0.2
AVCC
+ 0.2
UNIT
V
Mâ¦
kâ¦
(1) For a full-scale output, the reference input voltage can be as high as 1/3 of the maximum output voltage swing (AVCC).
(2) The maximum voltage applied at reference input voltage terminal VeREF+ = [AVCC â VE(O)] / [3 Ã (1 + EG)].
(3) For a full-scale output, the reference input voltage can be as high as the maximum output voltage swing (AVCC).
(4) The maximum voltage applied at reference input voltage terminal VeREF+ = [AVCC â VE(O)] / (1 + EG).
(5) This impedance depends on tradeoff in power savings. Current devices have 48 k⦠for each channel when divide is enabled. Can be
increased if performance can be maintained.
(6) When DAC12IR = 1 and DAC12SREFx = 0 or 1 for both channels, the reference input resistive dividers for each DAC are in parallel
reducing the reference input resistance.
12-Bit DAC, Dynamic Specifications
VREF = VCC, DAC12IR = 1 (see Figure 19 and Figure 20), over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted)
PARAMETER
tON
DAC12 on time
TEST CONDITIONS
DAC12_xDAT = 800h,
ErrorV(O) < ±0.5 LSB(1)
(see Figure 19)
DAC12AMPx = 0 â {2, 3, 4}
DAC12AMPx = 0 â {5, 6}
DAC12AMPx = 0 â 7
VCC
2.2 V, 3 V
MIN TYP MAX UNIT
60 120
15
30 µs
6
12
tS(FS) Settling time, full scale
DAC12_xDAT =
80h â F7Fh â 80h
DAC12AMPx = 2
DAC12AMPx = 3, 5
DAC12AMPx = 4, 6, 7
2.2 V, 3 V
100 200
40
80 µs
15
30
tS(C-C)
Settling time, code to
code
DAC12_xDAT =
3F8h â 408h â 3F8h,
BF8h â C08h â BF8h
DAC12AMPx = 2
DAC12AMPx = 3, 5
DAC12AMPx = 4, 6, 7
2.2 V, 3 V
5
2
µs
1
SR Slew rate
DAC12_xDAT =
80h â F7Fh â 80h(2)
DAC12AMPx = 2
DAC12AMPx = 3, 5
DAC12AMPx = 4, 6, 7
2.2 V, 3 V
0.05 0.35
0.35 1.10
1.50 5.20
V/µs
Glitch energy
DAC12_xDAT =
800h â 7FFh â 800h
DAC12AMPx = 7
2.2 V, 3 V
35
nV-s
(1) RLoad and CLoad connected to AVSS (not AVCC/2) in Figure 19.
(2) Slew rate applies to output voltage steps ⥠200 mV.
DAC Output
RO/P(DAC12.x)
RLoad = 3 kW
ILoad
AVCC
2
CLoad = 100 pF
Conversion 1 Conversion 2
VOUT
Glitch
Energy
±1/2 LSB
Conversion 3
±1/2 LSB
tsettleLH
Figure 19. Settling Time and Glitch Energy Testing
tsettleHL
Copyright © 2010â2012, Texas Instruments Incorporated
71
|
▷ |