MSP430F643 Datasheet, PDF (69/106 Pages) Texas Instruments – MIXED SIGNAL MICROCONTROLLER

MSP430F643x
www.ti.com
SLAS720B – AUGUST 2010 – REVISED AUGUST 2012
12-Bit DAC, Linearity Specifications (continued)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 17)
PARAMETER
E_O
Offset voltage
TEST CONDITIONS
Without calibration^{(1) (3)}
VeREF+ = 1.5 V,
DAC12AMPx = 7,
DAC12IR = 1
VeREF+ = 2.5 V,
DAC12AMPx = 7,
DAC12IR = 1
With calibration^{(1) (3)}
VeREF+ = 1.5 V,
DAC12AMPx = 7,
DAC12IR = 1
VeREF+ = 2.5 V,
DAC12AMPx = 7,
DAC12IR = 1
V_CC
2.2 V
MIN TYP MAX UNIT
±21 ⁽²⁾
3V
2.2 V
±21
mV
±1.5 ⁽²⁾
3V
±1.5
d_E(O)/d_T
Offset error
temperature
coefficient ⁽¹⁾
With calibration
2.2 V, 3 V
±10
µV/°C
E_G
Gain error
VeREF+ = 1.5 V
VeREF+ = 2.5 V
2.2 V
3V
±2.5
%FSR
±2.5
d_E(G)/d_T
Gain temperature
coefficient ⁽¹⁾
2.2 V, 3 V
ppm
10
of
FSR/
°C
t_{Offset_Cal}
Time for offset
calibration ⁽⁴⁾
DAC12AMPx = 2
DAC12AMPx = 3, 5
DAC12AMPx = 4, 6, 7
2.2 V, 3 V
165
66 ms
16.5
(3) The offset calibration works on the output operational amplifier. Offset Calibration is triggered setting bit DAC12CALON
(4) The offset calibration can be done if DAC12AMPx = {2, 3, 4, 5, 6, 7}. The output operational amplifier is switched off with DAC12AMPx =
{0, 1}. It is recommended that the DAC12 module be configured prior to initiating calibration. Port activity during calibration may effect
accuracy and is not recommended.
DAC Output
R_Load = ¥
AV_CC
2
C_Load = 100 pF
DAC V_OUT
V_R+
Ideal transfer
function
Offset Error
Positive
Negative
Gain Error
DAC Code
Figure 17. Linearity Test Load Conditions and Gain/Offset Definition
Copyright © 2010–2012, Texas Instruments Incorporated
69