 English |
|
|
|
|
|
|
|
| MSP430F643 Datasheet, PDF (23/106 Pages) Texas Instruments – MIXED SIGNAL MICROCONTROLLER | |||
| |||
| ◁ |
MSP430F643x
www.ti.com
SLAS720B â AUGUST 2010 â REVISED AUGUST 2012
The USCI_An module provides support for SPI (3 or 4 pin), UART, enhanced UART, or IrDA.
The USCI_Bn module provides support for SPI (3 or 4 pin) or I2C.
The MSP430F643x series includes two complete USCI modules (n = 0 to 1).
Timer TA0
Timer TA0 is a 16-bit timer/counter (Timer_A type) with five capture/compare registers. It can support multiple
capture/compares, PWM outputs, and interval timing. It also has extensive interrupt capabilities. Interrupts may
be generated from the counter on overflow conditions and from each of the capture/compare registers.
INPUT PIN NUMBER
PZ
ZQW
34-P1.0
L5-P1.0
34-P1.0
35-P1.1
L5-P1.0
M5-P1.1
36-P1.2
40-P1.6
J6-P1.2
J7-P1.6
37-P1.3
41-P1.7
H6-P1.3
M7-P1.7
38-P1.4
M6-P1.4
39-P1.5
L6-P1.5
Table 15. Timer TA0 Signal Connections
DEVICE
INPUT
SIGNAL
TA0CLK
ACLK
SMCLK
TA0CLK
TA0.0
DVSS
DVSS
DVCC
TA0.1
TA0.1
DVSS
MODULE
INPUT
SIGNAL
TACLK
ACLK
SMCLK
TACLK
CCI0A
CCI0B
GND
VCC
CCI1A
CCI1B
GND
MODULE
BLOCK
Timer
CCR0
CCR1
MODULE
OUTPUT
SIGNAL
NA
TA0
TA1
DEVICE
OUTPUT
SIGNAL
NA
TA0.0
TA0.1
DVCC
TA0.2
VCC
CCI2A
TA0.2
CCI2B
CCR2
TA2
DVSS
GND
DVCC
VCC
TA0.3
CCI3A
DVSS
CCI3B
CCR3
TA3
DVSS
GND
DVCC
VCC
TA0.4
CCI4A
DVSS
CCI4B
CCR4
TA4
DVSS
GND
DVCC
VCC
TA0.2
TA0.3
TA0.4
OUTPUT PIN NUMBER
PZ
ZQW
35-P1.1
M5-P1.1
36-P1.2
J6-P1.2
40-P1.6
J7-P1.6
ADC12_A (internal)
ADC12SHSx = {1}
37-P1.3
41-P1.7
H6-P1.3
M7-P1.7
38-P1.4
M6-P1.4
39-P1.5
L6-P1.5
Copyright © 2010â2012, Texas Instruments Incorporated
23
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese