English
Language : 

LM3S1968 Datasheet, PDF (643/709 Pages) List of Unclassifed Manufacturers – Microcontroller
Stellaris® LM3S1968 Microcontroller
Table 19-6. Signals by Signal Name (continued)
Pin Name
Pin Number Pin Type Buffer Typea Description
PF0
M9
I/O
TTL
GPIO port F bit 0.
PF1
H12
I/O
TTL
GPIO port F bit 1.
PF2
J11
I/O
TTL
GPIO port F bit 2.
PF3
J12
I/O
TTL
GPIO port F bit 3.
PF4
L9
I/O
TTL
GPIO port F bit 4.
PF5
L8
I/O
TTL
GPIO port F bit 5.
PF6
M8
I/O
TTL
GPIO port F bit 6.
PF7
K4
I/O
TTL
GPIO port F bit 7.
PG0
K1
I/O
TTL
GPIO port G bit 0.
PG1
K2
I/O
TTL
GPIO port G bit 1.
PG2
J1
I/O
TTL
GPIO port G bit 2.
PG3
J2
I/O
TTL
GPIO port G bit 3.
PG4
K3
I/O
TTL
GPIO port G bit 4.
PG5
M7
I/O
TTL
GPIO port G bit 5.
PG6
L7
I/O
TTL
GPIO port G bit 6.
PG7
C10
I/O
TTL
GPIO port G bit 7.
PH0
C9
I/O
TTL
GPIO port H bit 0.
PH1
C8
I/O
TTL
GPIO port H bit 1.
PH2
D11
I/O
TTL
GPIO port H bit 2.
PH3
D10
I/O
TTL
GPIO port H bit 3.
PhA0
L1
I
TTL
QEI module 0 phase A.
PhA1
L7
I
TTL
QEI module 1 phase A.
PhB0
M9
I
TTL
QEI module 0 phase B.
PhB1
C10
I
TTL
QEI module 1 phase B.
PWM0
J1
O
TTL
PWM 0. This signal is controlled by PWM Generator 0.
PWM1
G2
O
TTL
PWM 1. This signal is controlled by PWM Generator 0.
PWM2
C9
O
TTL
PWM 2. This signal is controlled by PWM Generator 1.
PWM3
C8
O
TTL
PWM 3. This signal is controlled by PWM Generator 1.
PWM4
J11
O
TTL
PWM 4. This signal is controlled by PWM Generator 2.
PWM5
J12
O
TTL
PWM 5. This signal is controlled by PWM Generator 2.
RST
H11
I
TTL
System reset input.
SSI0Clk
M4
I/O
TTL
SSI module 0 clock.
SSI0Fss
L4
I/O
TTL
SSI module 0 frame signal.
SSI0Rx
L5
I
TTL
SSI module 0 receive.
SSI0Tx
M5
O
TTL
SSI module 0 transmit.
SSI1Clk
A11
I/O
TTL
SSI module 1 clock.
SSI1Fss
B12
I/O
TTL
SSI module 1 frame signal.
SSI1Rx
B11
I
TTL
SSI module 1 receive.
SSI1Tx
A12
O
TTL
SSI module 1 transmit.
SWCLK
A9
I
TTL
JTAG/SWD CLK.
SWDIO
B9
I/O
TTL
JTAG TMS and SWDIO.
July 15, 2014
643
Texas Instruments-Production Data