LM3S1968 Datasheet, PDF (10/709 Pages) List of Unclassifed Manufacturers – Microcontroller

Table of Contents
List of Figures
Figure 1-1.
Figure 2-1.
Figure 2-2.
Figure 2-3.
Figure 2-4.
Figure 2-5.
Figure 2-6.
Figure 2-7.
Figure 3-1.
Figure 4-1.
Figure 4-2.
Figure 4-3.
Figure 4-4.
Figure 4-5.
Figure 5-1.
Figure 5-2.
Figure 5-3.
Figure 5-4.
Figure 5-5.
Figure 6-1.
Figure 6-2.
Figure 6-3.
Figure 7-1.
Figure 8-1.
Figure 8-2.
Figure 8-3.
Figure 9-1.
Figure 9-2.
Figure 9-3.
Figure 9-4.
Figure 10-1.
Figure 11-1.
Figure 11-2.
Figure 11-3.
Figure 11-4.
Figure 11-5.
Figure 12-1.
Figure 12-2.
Figure 12-3.
Figure 13-1.
Figure 13-2.
Figure 13-3.
Figure 13-4.
Figure 13-5.
Figure 13-6.
Figure 13-7.
Stellaris LM3S1968 Microcontroller High-Level Block Diagram ............................... 44
CPU Block Diagram ............................................................................................. 54
TPIU Block Diagram ............................................................................................ 55
Cortex-M3 Register Set ........................................................................................ 57
Bit-Band Mapping ................................................................................................ 77
Data Storage ....................................................................................................... 78
Vector Table ........................................................................................................ 84
Exception Stack Frame ........................................................................................ 86
SRD Use Example ............................................................................................. 100
JTAG Module Block Diagram .............................................................................. 159
Test Access Port State Machine ......................................................................... 163
IDCODE Register Format ................................................................................... 169
BYPASS Register Format ................................................................................... 169
Boundary Scan Register Format ......................................................................... 170
Basic RST Configuration .................................................................................... 173
External Circuitry to Extend Power-On Reset ....................................................... 174
Reset Circuit Controlled by Switch ...................................................................... 174
Power Architecture ............................................................................................ 176
Main Clock Tree ................................................................................................ 179
Hibernation Module Block Diagram ..................................................................... 239
Clock Source Using Crystal ................................................................................ 241
Clock Source Using Dedicated Oscillator ............................................................. 242
Flash Block Diagram .......................................................................................... 259
GPIO Port Block Diagram ................................................................................... 293
GPIODATA Write Example ................................................................................. 294
GPIODATA Read Example ................................................................................. 294
GPTM Module Block Diagram ............................................................................ 335
16-Bit Input Edge Count Mode Example .............................................................. 340
16-Bit Input Edge Time Mode Example ............................................................... 341
16-Bit PWM Mode Example ................................................................................ 342
WDT Module Block Diagram .............................................................................. 372
ADC Module Block Diagram ............................................................................... 396
Differential Sampling Range, V_{IN_ODD} = 1.5 V ...................................................... 400
Differential Sampling Range, V_{IN_ODD} = 0.75 V .................................................... 400
Differential Sampling Range, V_{IN_ODD} = 2.25 V .................................................... 401
Internal Temperature Sensor Characteristic ......................................................... 402
UART Module Block Diagram ............................................................................. 433
UART Character Frame ..................................................................................... 435
IrDA Data Modulation ......................................................................................... 437
SSI Module Block Diagram ................................................................................. 475
TI Synchronous Serial Frame Format (Single Transfer) ........................................ 478
TI Synchronous Serial Frame Format (Continuous Transfer) ................................ 479
Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0 .......................... 480
Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0 .................. 480
Freescale SPI Frame Format with SPO=0 and SPH=1 ......................................... 481
Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0 ............... 482
10
July 15, 2014
Texas Instruments-Production Data