AM1707_14 Datasheet, PDF (49/201 Pages) Texas Instruments – Microprocessor

www.ti.com
AM1707
SPRS637E – FEBRUARY 2010 – REVISED JUNE 2014
OSCIN
CLKMODE
Square
Wave
1
Crystal 0
Pre-Div
PLL
PLLM
PLLEN
Post-Div
1
0
PLLDIV1 (/1)
PLLDIV2 (/2)
PLLDIV3 (/3)
PLLDIV4 (/4)
SYSCLK1
SYSCLK2
SYSCLK3
SYSCLK4
14h
SYSCLK1
17h
SYSCLK2
18h
SYSCLK3
19h
SYSCLK4
1Ah
SYSCLK5
1Bh
SYSCLK6
1Ch
SYSCLK7
1Dh
ODSICVD4.I5V
PLLDIV5 (/3)
PLLDIV6 (/1)
PLLDIV7 (/6)
SYSCLK5
SYSCLK6
SYSCLK7
AUXCLK
DIV4.5
0
EMIFA
Internal
1
Clock
Source
CFGCHIP3[EMA_CLKSRC]
DIV4.5
1
EMIFB
Internal
Clock
0
Source
CFGCHIP3[EMB_CLKSRC]
OBSCLK Pin
OCSEL[OCSRC]
Figure 6-9. PLL Topology
Copyright © 2010–2014, Texas Instruments Incorporated
Peripheral Information and Electrical Specifications
49
Submit Documentation Feedback
Product Folder Links: AM1707